Simulation and Advantages of a Double Tail Comparator
Author(s):
Venkata Sai Rohit Bhagavatula
Keywords:
ADC, Cadence, Spice, 90nm
Abstract
Single tail comparators have higher input impedance. Due to the presence of high input resistance, the power consumed is low which results in less static power consumption. Moreover, it has no loss in voltage from VDD to ground which results in rail to rail output swing. But, it has only one path for the current to flow in the circuit and more number of transistors are present in the top half of the circuit which represents stacking and due to this high supply voltage is consumed for circuit operation. In order to overcome these limitations, Double tail comparator is considered.
Article Details
Unique Paper ID: 142763
Publication Volume & Issue: Volume 2, Issue 6
Page(s): 243 - 246
Article Preview & Download
Share This Article
Join our RMS
Conference Alert
NCSEM 2024
National Conference on Sustainable Engineering and Management - 2024