COMPARISON ANALYSIS OF HIGH-PERFORMANCE DOMINO OR-GATE LOGIC CIRCUIT DESIGNS FOR HIGH-SPEED APPLICATIONS
Author(s):
SHAVEL GUPTA, RAHUL CHAUDHARY, ABHISHEK ANAND, NISHA YADAV
Keywords:
Domino logic, High-speed, Leakage current, Power consumption.
Abstract
Nowadays, Design for low power has become one of the major concerns for complex, very large scale integration (VLSI) circuits. As technology has shrunk to 90nm i.e. tens of millions of gates are implemented on relatively small die, leading to increase in leakage current. Domino logic gates are widely utilized in high performance designs because of their speed. The performance of high fan-in domino circuits is degraded by technology scaling due to exponential increase in leakage due to which they suffer from high noise sensitivity. In this paper, we compared several domino logic circuit designs to improve the performance along with leakage power. Lower total power consumption is achieved by utilizing these techniques shown. These Domino logic circuits are simulated in T-SPICE tool.
Article Details
Unique Paper ID: 143671

Publication Volume & Issue: Volume 2, Issue 12

Page(s): 411 - 414
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews