REUSED VLSI ARCHITECTURE OF FM0/MANCHESTER FULLY ENCODING USING SOLS TECHNIQUE FOR DSRC APPLICATIONS
Author(s):
Posa Vishnu Priya, Y.Prakash Rao
Keywords:
DSRC, VLSI, SOLS
Abstract
The dedicated short-range communication (DSRC) is an emerging technique to push the intelligent transportation system into our daily life. The DSRC standards generally adopt FM0 and Manchester codes to reach dc-balance, enhancing the signal reliability. Nevertheless, the coding-diversity between the FM0 and Manchester codes seriously limits the potential to design a fully reused VLSI architecture for both. In this paper, the similarity-oriented logic simplification (SOLS) technique is proposed to overcome this limitation. The SOLS technique improves the hardware utilization rate from 57.14% to 100% for both FM0 and Manchester encodings. The performance of this paper is evaluated on the post layout simulation in Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-μm 1P6M CMOS technology. The maximum operation frequency is 2 GHz and 900 MHz for Manchester and FM0 encodings, respectively. The power consumption is 1.58 mW at 2 GHz for Manchester encoding and 1.14 mW at 900 MHz for FM0 encoding. The core circuit area is 65.98 × 30.43 μm2. The encoding capability of this paper can fully support the DSRC standards of America, Europe, and Japan. This paper not only develops a fully reused VLSI architecture, but also exhibits an efficient performance compared with the existing works.
Article Details
Unique Paper ID: 144797

Publication Volume & Issue: Volume 4, Issue 4

Page(s): 47 - 55
Article Preview & Download




Go To Issue



Call For Paper

Volume 4 Issue 5

Last Date 25 October 2017


About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Contact Details

Telephone:704 821 9842/43
Email: editor@ijirt.org
Website: ijirt.org