Simulation of BIST based Multiplier using FPGA

Simulation of BIST based Multiplier using FPGA
Author(s):
G.Sathwik, Syed Mohammed Ali
Keywords:

Abstract
The ever increasing applications of integrated circuits in the day-to-day useful electronic gadgets is the driving force for the development of low power designs of configurable hardware designs. High speed and low power are the main parameters that are targeted by modern circuit designers. Multipliers are the very important logic operational unit of any processing unit in digital signal processing applications. The speed and performance of multiplier is among the efficiency improvement parameters of any digital hardware design. Another important feature of hardware designs is self-testing ability. The built-in-self test (BIST) feature helps in quick diagnosis of the hardware functional authenticity. A low power Test Pattern Generator (TPG) is involved in the design for self-test design realization. The low power performance is analyzed with different operating clock frequency and Different FPGA devices with an improvement of around 10% of power with respect to previous design. The designs works at high speed of 3.288Gbps Throughput and 1.5 clock cycle Latency.
Article Details
Unique Paper ID: 145466 Publication Volume & Issue: Volume 4, Issue 10 Page(s): 973 - 979
Article Preview & Download

Share This Article

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org