Development of Encoder/Decoder architecture for CDMA network on chip
Author(s):
NIRMALA MOUNIKA, RSVS ARAVIND
Keywords:
CDMA
Abstract
CDMA is the method to multiplex multiple codes together to transfer information over chip between different devices on the facilitated environment. It is very famous due to its high trough put and efficiency. The communication over the chip is becoming a regular problem since on chip devices should be as small as possible and they should consume less energy but practical it is odorous task. In this project we are implementing CDMA approach to the system on chip. The proposed encoder and decoder will which are occupying less area than area and it are very high speed due to the simple architecture. We are using modified orthogonal set of the Walsh and SB schemes. The schemes are designed using Verilog HDL. The design description is synthesized in Xilinx ISE14.7In encoded with an orthogonal code the transmitter module, source data from different senders are freely of a standard start and these coded data are joined by a XOR task. By then, the aggregates of data can be transmitted to their objectives through the on chip correspondence base.
Article Details
Unique Paper ID: 146539

Publication Volume & Issue: Volume 5, Issue 1

Page(s): 145 - 148
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews