

# Vernier Ring Oscillator Delay line based TDC using FPGA

Zalak Soni<sup>1</sup>, Arpit Patel<sup>2</sup>, Deepak Kumar Panda<sup>3</sup>, Amit Basu Sarbadhikari<sup>4</sup>

<sup>1</sup>PG Student, GTU PG School, Gandhinagar

<sup>2,3,4</sup> Physical Research Laboratory, Ahmedabad

**Abstract-** Power consumption, system stability and resolution of system are most important factors in time interval measurement. Time interval measurement is needed in many TOF (time of flight) applications e.g. TOF mass spectrometer and TOF particle detector. In this paper, vernier delay line with ring oscillators based TDC (Time to digital converter) is presented for time interval measurement between two pulses. To achieve low power this algorithm is implemented on Actel Flash based FPGA. This delay line mainly comprises of two oscillators with slight difference in their frequencies, phase detector and two counters. Manual placement of the critical elements needs to be done in order to improve resolution of the system. Circuit of oscillators phase detector, design flow and timing simulation (post-layout simulation) results of implemented delay line are discussed in this paper.

**Index Terms-** Time to Digital Converter (TDC), Field Programmable Gate Array (FPGA), Vernier Ring oscillator based Delay line, Low Resolution, Time of Flight (TOF) applications, Time interval measurement

## I. INTRODUCTION

Time interval measurement is essential for TOF applications in physics experiments as well as its needed in many medical, nuclear science and industrial applications. In time interval measurement measure between two physical events or two different pulses generally called as START and STOP signals can be digitally measure by time to digital converter. The minimum time interval that can be resolved by TDC is said to be resolution of the system. TDC can be used with many kinds of delay line discussed in different literature. [1]




Figure 1: Basic TDC architecture

Architecture of basic TDC is as shown in figure 1. Enable signal generated from Start and Stop signal and System clock will be given to end gate. Output of end gate will be given to counter which counts number of clock cycles. After that multiplication of clock frequency with number of counts will give the input time interval [9]. Waveform of simple TDC is shown in figure 2.




Figure 2: Waveforms of basic TDC

In this architecture, main disadvantage is that it needs large frequency of system clock to detect small time intervals. To overcome this disadvantage many techniques are available. Most of the literature uses vernier delay line [5,13,14] and tapped delay line[7] to detect smaller time intervals.

Detailed algorithm of vernier ring oscillator based delay line is discussed in section II. Followed design flow to design TDC is discussed in section III and results are discussed in section IV.

## II. RELATED WORK




Figure 3: Algorithm of Vernier ring oscillator delay line

An important aspect of the design is two ring oscillators (slow clock and fast clock) of small difference in time periods. These ring oscillators will measure the time difference between two pulses START and STOP, as shown in figure 3. The slow clock with period T1 will start oscillating at positive edge of START pulse and the fast clock with period T2 will start oscillating at positive edge of STOP pulse. Circuit for slow clock and fast clock is given in figure 4.




Figure 4: Slow and Fast Oscillators

Here,  $T_2 < T_1$ , and STOP pulse will arrive after START pulse, at some point the rising edge of the fast clock will coincide with the rising edge of the slow clock, which will be detected by a phase detector. Circuit for phase detector is given in figure 5.




Figure 5: Phase detector

In this algorithm, slow clock and fast clock will serve as a clock to their respective counters, which are coarse counter and fine counter respectively. Both the counters will give zero when the phase detector will detect the phase coincidence of the clocks.

Formula for time interval between start pulse and stop pulse:

$$T_{\text{start-stop}} = [T_1 * (n1-2)] - [T_2 * (n2-2)] \quad (1)$$

Where,

T1 = Time period of slow oscillator

T2 = Time period of fast oscillator

n1 = counted number of slow clock

n2 = counted number of fast clock

Resolution of the system =  $T_1 - T_2$

### III. DESIGN FLOW

Design flow for implementing above algorithm is shown in figure 6. First step for the design process is to create verilog code and testbench for followed algorithm. Pre-synthesis simulation has been done to verify the algorithm. After verifying the algorithm next step is to check whether the generated hardware is same as required hardware or not. Next step is to place and route all the cells and I/O pads generated by synthesis tool. Then timing requirement has been checked by timing simulation. In timing simulation or post-layout simulation delay of different cells as well as wire delay of interconnection between cells and between I/Os and cells is included. If timing is not same as required timing then placement of component needs to be changed. When timing met was same as required timing then algorithm has been implemented on FPGA.




Figure 6: Design Flow

### IV. RESULTS

After followed design flow discussed in section III, results of post layout simulation or timing simulation is shown in below figures. As we can see slow clock of 7.82 ns has been generated and fast clock of 6.817 ns has been generated. So, resolution of the system is nearly about 1 ns.




Figure 7: Time period of slow clock




Figure 8: Time period of fast clock

#### IV. CONCLUSION

To decrease the power consumption and instability of the system because of higher clock frequency in time of flight applications, it is necessary to implement some alternative technique which can be used to measure the time interval. Vernier ring oscillator based delay line can give significant improvement in resolution. The paper demonstrated performance of vernier oscillator based delay line using verilog.

#### V. ACKNOWLEDGMENT

I would like express my deep sense of gratitude and whole hearted thank to all my project mentors for their support, encouragement and valuable guidance. And I would also like to thank my parents and friends for the inspiration and help..

#### REFERENCES

[1] Duo Sheng, Ching-Che Chung, Chih-Chung Huang and Jia-Wei Jian, "A High-Resolution and One-Cycle Conversion Time-to-Digital Converter Architecture for PET Image Applications" 35th Annual International Conference of the IEEE EMBS ,Osaka, Japan, 3 - 7 July, pp. 2461-2464, 2013.

[2] Jayesh Jayarajan , Rajiv Kumaran , Sandip Paul , R.M. Parmar and Purvi Koringa, "Design of High Precision Electronics for Laser Range Finder" IEEE Recent Advances in Intelligent Computational Systems (RAICS) , pp. 1-6, 2013.

[3] Key Jo Hong, Ealgoo Kim, lung Yeol Yeom, Peter D. Olcott and Craig S. Levin, "FPGA-based Time-to-Digital Converter for Time-of-Flight PET Detector" IEEE Nuclear Science Symposium and Medical Imaging Conference Record (NSSMIC), pp.2463-2465, 2012

[4] S. Dasgupta, N.K. Mondal, D. Samuel and B. atyanarayana, "Design of FPGA-based TDC for the ICAL Detector of India-based Neutrino Observatory" International Conference on

Electronics Computer Technology , pp. 157-160, 2012.

[5] Jinmei Lai, Yanquan Luo, Qi Shao, Lichun Bao and Xueling Liu, "A High-Resolution TDC Implemented in a 90nm Process FPGA" IEEE IEEE 10th International Conference on ASIC , pp 1-3, 2013.

[6] QIN Xi, FENG Changqing, ZHANG Deliang, ZHAO Lei, LIU Shubin and AN Qi, "A low dead time vernier delay line TDC implemented in an actel flash-based FPGA" Nuclear Science and Techniques, pp. 1-7 2013.

[7] Raguvaran Narasimman, Anil Prabhakar and Nitin Chandrachoodan, "Implementation of a 30 ps Resolution Time to Digital Converter in FPGA" International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV), pp 12-17,2015.

[8] K. Hari Prasad,V. B. Chandratre, Pooja Saxena and C. K. Pithawa, "FPGA based Time-to-Digital Converter" Proceedings of the DAE Symp. on Nucl. Phys. 56, pp. 1044-1045, 2011.

[9] Wu Gao, Deyuan Gao, Christine Hu-Guo and Yann Hu (2011). Integrated High-Resolution Multi-Channel Time-to-Digital Converters (TDCs) for PET Imaging, Biomedical Engineering, Trends in Electronics, Communications and Software, Mr Anthony Laskovski (Ed.), ISBN: 978-953-307-475-7, InTech, Available From: <http://www.intechopen.com/books/biomedical%20engineering-trends-in-electronics-communications%20andsoftware/integrated-high-resolution-multi-channel-time-to-digital-converters-tdcs-for-pet-imaging>

[10] Hai Wang, min Zhang, and qin yao, "A New Realization of Time-to-Digital Converters Based on FPGA Internal Routing Resources" IEEE Transactions on ultrasonics, ferroelectrics, and frequency control, vol. 60, no. 9 , pp 1787-1795, 2013.

[11] J. Song, Q. An and S. Liu, "A High-Resolution Time-to-Digital Converter Implemented in Field-Programmable-Gate-Arrays, IEEE Trans. Nucl. Sci., vol. 53, pp. 236-242, Feb 2006.

[12] A.Alosio, P. Branchini, R. Cicalese, R. Giordano, V. Izzo and S. Loffredo, "FPGA Implementation of a High-Resolution Time-to-

- Digital Converter”, IEEE Nucl. Sci. Symp. Conf. Rec., pp. 504-507, 2007.
- [13] Hai Wang, min Zhang, and qin yao, “A New Realization of Time-to-Digital Converters Based on FPGA Internal Routing Resources” IEEE Transactions on ultrasonics, ferroelectrics, and frequency control, vol. 60, no. 9 , pp 1787-1795, 2013.
- [14] Xi Qin, Changqing Feng, Deliang Zhang, Bin Miao, Lei Zhao, Xinjun Hao, Shubin Liu and Qi An, “Development of a High Resolution TDC for Implementation in Flash-Based and Anti-Fuse FPGAs for Aerospace Application” IEEE Transactions on Nuclear science, vol. 60, No. 5, pp 3550-3556, 2013.
- [15] Gordon W. Roberts and Mohammad Ali-Bakhshian, “A Brief Introduction to Time-to-Digital and Digital-to-Time Converters” IEEE Transactions on circuits and systems—II: express brief, vol. 57, No. 3, March 2010.