# Optimized Error Detection for Residue Adder Using Signed Digit Arithmetic 

G.Chandana ${ }^{1}$, P.Rajuini ${ }^{2}$<br>${ }^{1,2}$ M.Tech


#### Abstract

In this paper, a new residue checker using optimal signed-digit (SD) adder tree structure is presented for the error detection of multiplyaccumulate arithmetic circuit. The modulus of the redisue cheker is set to $m=2 p+u$, where $u \in\{-1,1\}$ and $p$ is the wordlength of the residue checker. By switching $u=1$ to/from $u=-1$, more 2-bit errors can be detected using the same checking circuit. The fast modulo m SD adder with an end-around carry is introduced, so that the modulo m addition time is independent of the wordlength of operands of the residue checker, and the delay time of the proposed residue checker is dependent of the stages of the binary tree structure of the modulom SD adders.


## I. INTRODUCTION

In real-time applications such as high speed digital signal processing and digital control systems, high speed VLSI circuits are the general requirements. Increased chip density and logical complexity of recent VLSI circuits with longer word length make circuit reliability critical. Hence effective detection of computation faults in real time is an important issue and various techniques have been developed for this purpose. By adding redundant moduli to a residue number system(RNS), the error detection and error correction can be done while performing arithmetic operations. Moreover, a checker with residue arithmetic can be also applied to detect the calculation error of an ordinary binary arithmetic circuit. A modulo $2 \mathrm{p} \pm 1$ addition can be implemented by a p-bit binary adder and some modulo $2 \mathrm{p} \pm 1$ multipliers have been proposed. Thus, modulo $2 \mathrm{p} \pm 1$ arithmetic circuits are considered to be applied to an RNS or a residue checker for high speed computations.

## II. ERROR DETECTION BASED ON RESIDUE ARITHMETIC

Consider that a product-sum circuit, which can be used in a multiply-accumulate (MAC) unit of a digital signal processor, performs the following arithmetic function,
$\mathrm{Z}=\mathrm{A} \times \mathrm{B}+\mathrm{C}$
In the above equation, $A$ and $B$ are in the $n$-bit, $C$ and Z are in the 2 n -bit binary number representations, respectively. By converting the operands into residue numbers, that is, $\mathrm{a}=|\mathrm{A}| \mathrm{m}, \mathrm{b}=|\mathrm{B}| \mathrm{m}$ and $\mathrm{c}=|\mathrm{C}| \mathrm{m}$, we have the following residue product-sumequation,
$\mathrm{z}=\| \mathrm{A}|\mathrm{m} \times|\mathrm{B}| \mathrm{m}+|\mathrm{C}| \mathrm{m}| \mathrm{m}$.
where
$|\mathrm{X}| \mathrm{m}=\mathrm{X} \bmod \mathrm{m}$
and $\mathrm{m}=2 \mathrm{p}+\mathrm{u}$ and $\mathrm{u} \in\{-1,1\}$. Since $|\mathrm{X}| \mathrm{m}$ usually has a value in the following number set $\operatorname{lm} 0$ :
$\operatorname{lm} 0=\{0,1, \ldots \ldots .,(m-1)\} \ldots \ldots . .(4)$
$|\mathrm{Z}| \mathrm{m}, ~|\mathrm{~A}| \mathrm{m},|\mathrm{B}| \mathrm{m}$ and $|\mathrm{C}| \mathrm{m}$ are in the p-bit binary number representation, respectively. We convert the result of the product sum calculation of Eq.(1) into a residue number,
$\mathrm{z}^{\prime}=|\mathrm{Z}| \mathrm{m}=|\mathrm{A} \times \mathrm{B}+\mathrm{C}| \mathrm{m}$.
An error of the product-sum calculation occurs and results in $Z^{\prime}=Z=A \times B+C$. If $z^{\prime}=\left|Z^{\prime}\right| m \neq z=\| A \mid m$ $\times|B| m+|C| m \mid m$, then the error can be detected. Therefore, let the error signal be E, then $E=z-z$.
A product-sum circuit with an error checker is usually constructed as shown in Fig.1. From Eqs.(2), (5) and (6), the residue checker consists of a residue product-sum circuit, four binary-to-residue converters and a subtraction circuit.
The binary-to-residue converters perform the operations converting $A, B, C$ and $Z$ from n-bit or $2 n-$ bit binary numbers into $|\mathrm{A}| \mathrm{m},|\mathrm{B}| \mathrm{m},|\mathrm{C}| \mathrm{m}$ and $|\mathrm{Z}| \mathrm{m}$ in the p-bit binary number representation, where $\mathrm{n} \gg \mathrm{p}$. When $\mathrm{E} \neq 0$, the calculation error, which may occur in the product-sum circuit or in the error checker, is detected.

In conventional methods, the residue checker is implemented based on the ordinary binary number arithmetic, then the carry propagation and the complicated residue operation limit the operation speed of the residue checker. The critical delay time in the arithmetic circuit is dominated by the residue arithmetic circuits for the error detection.


Fig 1.Block Diagram of Product-Sum Circuit

## III.RESIDUE ADDITION WITH

## SD-NUMBER SYSTEM

Residue additions for the moduli in the form of $2^{\mathrm{p}} \pm 1$ and $2^{\mathrm{p}}$ are widely used, because they offer the ability to generate remainders without any memory. However, when a binary number system is used to perform the residue addition, the carry propagation will arise inside the residue digit and the speed of arithmetic operation will be limited. A common addition $\mathrm{Z}=\mathrm{X}+\mathrm{Y}$ in SD number system, X and Y are $p$-digit SD numbers, can be performed in parallel as follows: Let $c_{i}$ and $s_{i}$ be the carry and the intermediate sum of $i^{\text {th }}$ digit position, respectively. Their values are determined by a particular rule with respect to the values of, $y_{i}, x_{i}, x_{i-1}, y_{i-1}$, as shown in Table I, then compute the final sum by $z_{i}=s_{i}+c_{i-1}$, where $\mathrm{i}=0,1, . ., \mathrm{p}-1, \mathrm{x}_{-1}=0, \mathrm{y}_{-1}=0$ and $\mathrm{c}_{-1}=0$. Residue generation for such popular moduli can be done easily by the additional end-around-carry operation for modulo $2^{\mathrm{p}}+\mathrm{u}$, as follows.
Step1: Use Table I to determine $c_{i}$ and $s_{i}$ where

$$
\mathrm{x}_{-1}=\mathrm{u} \times \mathrm{x}_{\mathrm{p}-1}, \mathrm{y}_{-1}=\mathrm{u} \times \mathrm{y}_{\mathrm{p}-1}
$$

| $a_{i}$ | $a_{i}(1)$ | $a_{i}(0)$ |
| :---: | :---: | :---: |
| -1 | 1 | 1 |
| 0 | 0 | 0 |
| 1 | 0 | 1 |

Binary Representation For Sd Addition

$\otimes$ :1-by-1 digit multiplier
Fig2: Block Diagram Of Sd-Adder
Step2: Compute the final sum by $\mathrm{z}_{\mathrm{i}}=\mathrm{s}_{\mathrm{i}}+\mathrm{c}_{\mathrm{i}-1}$, where $\mathrm{c}_{-1}=\mathrm{u} \times \mathrm{c}_{\mathrm{p}-1}$.
Figure. 2 illustrates the circuit diagram and symbol of a modulo m SD number adder consisting of p add 1 's and p add 2 's, where $\mathrm{m}=2^{\mathrm{p}}+\mathrm{u}$ and $\mathrm{u} \in\{-1,1\}$. The add 1 generates the ci and the si, and the add 2 sums the $c_{i-1}$ and si. The residue addition can be performed in parallel without the carry propagation.

| AREA $(\mu \mathrm{m} 2)$ |  |  | DELAY(ns) |  |
| :---: | :---: | :---: | :---: | :---: |
| Word <br> Length | Binary | SD | Binary | SD |
| 4 | 44629 | 45788 | 12.68 | 8.42 |
| 8 | 66133 | 47429 | 13.04 | 7.85 |

PERFORMANCE OF RESIDUE CHECKER WITH $\mathrm{n}=32$

## IV. CONCLUSION

This paper has presented a high-speed residue SD number adders between binary and residue numbers for moduli $2^{\mathrm{n}}, 2^{\mathrm{n}-1}, 2^{\mathrm{n}+1}$. In the proposed method, only some fast SD additions are used for the arithmetic operations and the conversions.

## REFERENCES

[1] M. Abramovici, M.Breuer, A.D. Friedman, "Digital system testing and testable design," Computer Science Press, 1996.
[2] G.Gizopoulos, A. Paschalis and Y. Zorian, "An effective built-in-selftest scheme for parallel multipliers," IEEE Trans. Comput., Vol.C-48, pp.936-950, September 1999.
[3] N.S.Szabo and R.I.Tanaka , " Residue Arithmetic and Its Applications to Computer Technology", New York : McGraw-Hill, 1967.
[4] D. Mandelbam,"Error correction in residue arithmetic," IEEE Trans.Comput., Vol.C-21, pp.538-545,June 1972.
[5] F.Barsi and P.Maestrini, "Error correcting properties of redundant residue number systems,"IEEE Trans. Comput., Vol.C-22, pp.307-315,March 1973.
[6] A. Anizienis,"Arithmetic algorithms for errorcoded operands," IEEE Trans. Comput., vol.C22, no. pp.567-572, June 1973.
[7] T.R.N.Rao,"Biresidue error-correcting codes for computerarithmetic,", IEEETrans.Comput.,vol.C19, no. pp.398-402, Мау 1970.

