Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{151426,
        author = {M.Sahira and M.Santhiya and G.Sathya Priya and K.Valuppural and T.Mani},
        title = {Implementation of Low Power and Area Efficient Vedic Multiplier Using FinFET based Pass Transistor Logic},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {7},
        number = {12},
        pages = {679-683},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=151426},
        abstract = {Designing a low power consuming and area efficient Vedic multiplier using Hybrid Full Adder. Arithmetic operations plays on vital role in many real-time applications. Vedic multiplier has been  introduced to solve the problems of existing multiplier. High  speed and low power multiplier has been in increasing demand day by day. Multiplier like Array multiplier, Booth multiplier, Bit serial multiplier, Carry save multiplier and etc.., are used for as source of the algorithms. This algebra arithmetic operations and geometry. Urdhva Tiryabhyam is widely employed formula which provides high speed and efficient. This paper design a Vedic multiplier with FinFET based pass transistor logic.2*2 and 4*4 Vedic multipliers are developed and executed 180nm approach with Tanner EDA Tool 3.0.},
        keywords = {Arithmetic operation,Algebra,FinFET,Vedic Multiplier},
        month = {},
        }