# Implementation of I2C-DMA & SPI-DMA Interface: A Comparative Study

Abhishek Singh, Anjali Kataria Information Technology Department Dronacharya College of Engineering, Gurgoan, Haryana

Abstract- This paper describes the designing and implementation of I2C (master)-DMA and SPI (master)-DMA interface. Direct Memory Access (DMA), being the feature of modern computers and microprocessors permits certain hardware subsystem in a computer machine to access system memory for reading/writing independently of CPU. Sometimes CPU is fully occupied for entire duration of read/write operation and unavailable to perform other work. With DMA, CPU would initiate data transfers and performs other operations while transfer is in progress. For intra-chip serial data transfers, SPI and I2C are used. Both serial protocols are widely used but both have some merits and demerits. In this research work both protocols are interfaced with DMA for SoC (System on Chip) applications and their performance analysis is carried out by implementing on FPGA. VERILOG-HDL is used for designing RTL Code and test-bench verification. Simulations are observed in Modelsim-Altera 6.3 (Quartus II 8.1) simulator.

## Index Terms- SPI, I2C, DMA, FPGA, CPU, SoC

## I. INTRODUCTION

DMA allows an I/O device to communicate directly to the main memory bypassing CPU (Central Processing Unit) in order to speed up memory operations. When the CPU is using programmed input/output (I/O) without DMA, it is fully occupied for the entire duration of the read/write operation, and is thus unavailable to perform other work. When used with DMA, the CPU initiates the transfer, does other operations while the transfer is in progress, and receives an interrupt from the DMA controller ( a special purpose processor used to transfer data between memory and I/O devices) when the operation is done. This is especially useful in real-time computing applications where not stalling behind concurrent operations is critical. Another related application area is various forms of stream processing where it is essential to have data processing and transfer in parallel, in order to

achieve sufficient throughput. Many hardware systems use DMA including disk drive controllers, graphics cards, network cards and sound cards.

DMA is also used for intra-chip data transfer in multi-core processors, especially in multiprocessor system-on-chips, where its processing element is equipped with a local memory (often called scratchpad RAM) and DMA is used for transferring data between the local memory and the main memory. Computers that have DMA channels can transfer data to and from devices with much less CPU overhead than computers without a DMA channel. Similarly a processing element inside a multi-core processor can transfer data to and from its local memory without occupying its processor time and allowing computation and data transfer concurrency.

## II. SERIAL DATA COMMUNICATION: I2C & SPI

Serial data communication has become the standard for inter-computer communication. Inter-Integrated Circuit Bus (I2C) and Serial Peripheral Interface (SPI) are the two best suited protocols for serial communication with on board peripherals. Motorola designed SPI and Philips designed I2C. The I2C bus was designed in 1982 to provide an easy way to connect a CPU to peripheral chips in a TV. Peripheral devices are often connected to microcontroller as memory mapped I/O devices. A simple way is to connect the peripherals to the microcontroller parallel address and data buses but this will result in lots of wiring on PCB and additional glue logic to decode the address bus. In order to overcome this situation I2C was invented which requires only two wires for connecting the peripherals to the microcontroller. I2C is a multimaster protocol that uses two signal lines; serial data (SDA) and serial clock (SCL). There is no need of chip select (slave select) or arbitration logic. Any number of slaves and any number of masters can be connected onto these two signal

lines and communicate between each other using a 7-bit slave addresses (each device connected to the bus has a unique address). As shown in Fig.1 the I2C bus consists of two wires SDA and SCL and pull up resistors. Both SDA and SCL are open drain drivers i.e. chip can drive its output low but cannot drive it high. For the line to go high pull up resistors are used with 5 volt supply.




Figure 1. I2C Communication

The device which initiates the data transfer is known as bus master and at that time, all other devices are treated as bus slaves. The bus master initiates the data transfer by issuing a START condition. After this master sends the address of the device which it wants to access along with read/write condition. After receiving the address, the devices connected to the bus will match with their own addresses. If the match doesn't occur they will wait till the STOP condition but if the address matches, an ACKNOWLEDGEMENT signal is produced by the chip. After receiving the ACKNOWLEDGMENT signal master initiates the data transfer. When data transfer is complete master issues a STOP condition. Fig.2 shows the START and STOP condition of I2C bus.





Figure2. START and STOP condition of I2C

Whereas in case of SPI, situation is little bit different. SPI was designed by Motorola (NXP semiconductors) in 1979. It uses 3+N wire where N in the number of slaves. Generally it is used for

point to point communication i.e. single masterslave configuration.

Fig.3 shows SPI. There are two wires for data transmission and reception, MOSI (Master Out Slave In) and MISO (Master In Slave Out). SS pin which is active low is used for slave select (in case when number of slave are more than one SS signal may be used depending upon number of slaves). SCLK signal is the SPI clock signal which is generated by Master and data communication will occur on the edges of SCLK.



**Figure3. SPI Configuration** 

Selection between I2C and SPI requires a good understanding of advantages and disadvantages of both the protocols. Following points shows the comparison of both the protocols:

- I2C requires only two wires, while SPI requires 3+N wires( N- Number of slaves).
- SPI supports higher speed full-duplex communication while I2C is half duplex and slower.
- I2C supports multiple devices on the same bus without additional select signal lines while SPI requires additional signal lines to manage multiple devices on the same bus (best suited for singles master single slave communication).
- I2C ensures that data sent is received by the slave device (Acknowledgement signal) while SPI does not verify that data is received correctly or not.
- I2C is cheaper to implement than the SPI communication protocol.
- SPI only supports one master device on the bus while I2C supports multiple master devices.
- I2C is less susceptible to noise than SPI.

• I2C can transmit data over much greater distances, although at low data rates as compared to SPI.

From the above discussion, both SPI and I2C are good communication options, but each has a few distinct advantage and preferred applications. Overall, SPI is better for high speed and low power applications while I2C is better for suited to communication with a large number of peripherals and dynamic changing of the master device role among the peripherals on the I2C bus.

Both SPI and I2C are robust, stable communication protocols for embedded applications that are well suited for the embedded world.

## III. SYSTEM ARCHITECTURE

The Fig.4 shows the proposed system architecture comprising of I2C master/SPI master module, Transmit and receive interface and DMA block with transmit and receive FIFO. In this architecture both SPI master and I2C master are working in half duplex mode. Both IPs communicates with DMA's Transmit and Receive

FIFO through transmit and receive IP interfaces. At one instance I2C master is interfaced with DMA and then SPI master is interfaced with DMA. Both IPs transmit data through TX register and receive data through RX register.




Figure4. DMA-I2C/SPI Interface

## IV. RESULTS AND SIMULATIONS

The RTL view and Hierarchal view of I2C master is shown in Fig.5.




Figure5. Hierarchal and RTL view of I2C master

The hierarchal view is obtained on Lattice XP2 FPGA kit and RTL view is obtained on Synplify Pro tool. Fig.6 (a), 6(b) and 6 (c) shows the test bench simulation of I2C-master on Modelsim, calculated dynamic power, number of LUTs, Data path delay.

Message		
<ul> <li>Američki je politik</li> <li>Američki je politik</li> <li>Američki je politik</li> <li>Američki je politik</li> </ul>	90 90 1	
<ul> <li>hesilçilçiyi</li> <li>hesilçilçilçin, çır</li> <li>hesilçilçiyi</li> <li>hesilçilçiyi</li> <li>hesilçilçiyi</li> </ul>	91 0110011 1	
<pre>//st2/2(/_usi_s/ //st2/2c/v_p_nf_n_ e-///st2/2c/sdf</pre>	- 1 0110000	
		Figure (a) Test hangh waveform of 12C Master

Figure6 (a). Test-bench waveform of I2C-Master

As shown in Fig. 6 (a), I2C- master consists of mainly 4 ports i.e. clock, Reset, SDA and SCL. TX\_dat is the transmit data register. The data i.e. 00110011 is transmitted through SDA w.r.t. SCL.

-	1.1.2			L DQSDLL	Graph	Report
eq. (MHz) AF (%	# Logic LUTs	# Dist. RAM	# Ripple Slices	# Registers	Dyn. Pwr (W)	
200.0000 10.000	.9	0	0	0	0.0001	L
50.0000 10.000	12	0	0	12	0.000	
	200.0000 10.0000	200.0000 10.0000 9	200.0000 10.0000 9 0	200.0000 10.0000 9 0 0		200.0000 10.0000 9 0 0 0 0.0000

Figure6 (b). Number of LUTs and Dynamic power calculations

The total number of LUTs consumed by the design is 21, dynamic power is 0.2mW and data path delay is 1.63ns.




Fig.7 shows the hierarchal and RTL view of SPI master on FPGA board. The hierarchal view is obtained on Lattice XP2 FPGA kit and RTL view is obtained on Synplify Pro tool.




Figure7. Hierarchal and RTL view of SPI-Master

Fig. 8(a), 8(b) & 8(c) shows the test-bench simulation of SPI-master on Modelsim, number of LUTs, dynamic power consumed and timing considerations.




Figure8 (a). Test-bench waveform of SPI-Master

SPI-master transmits the data through MOSI and receives through MISO. The highlighted ports in test-bench waveform shows SCLK, data tx (transmit data), SSbar, MISO, MOSI and data rx (receive data). Here, SCLK is divide by 4 of proclk (system clock) depending upon the different baud rate divisor values.

Power Summary	Logic Block	Clocks	I/O I/O Te	rm Block R/	M DSP PL	L DQSDLL	Graph R	eport
ogic								
Clock Name	Freq. (MHz	AF (%)	# Logic LUTs	# Dist. RAM	# Ripple Slices	# Registers	Dyn. Pwr (W)	
COMBINATORI	AL 200.000	10.0000	32	0	3	0	0.0005	
cik	c 50.000	10.0000	34	0	0	34	0.0003	
fotal Dynamic Pow	er (W)							
Total Dyn. Pwr	(W)							

Figure8 (b). Number of LUTs and dynamic power calculation




Figure8 (c). Timing Path considerations

The total dynamic power consumed is 0.9mW, number of LUTs are 66 and data path delay is 6.77 ns. Now, as compared to I2C master, all parameters are greater in number. So, from above discussion I2C consumes low power, less area (number of LUTs) and lesser delay.

Fig.9 shows the RTL view of I2C-DMA transmit interface. The synthesized RTL view is obtained in Synplify-Pro synthesis tool. As shown, it comprises of I2C master, DMA transmit FIFO (Tx FIFO) and Transmit IP interface (Tx\_IP\_Interface). I2C master communicates with DMA through transmit and receive interfaces.




Figure9. I2C-DMA TX-interface

Fig.10 shows the power and area calculation of the design on Lattice diamond XP2 FPGA.

wer Summary	Logic Block	Clocks	I/O I/O Te	erm Block R/	AM DSP P	LL DQSDLL	Graph Re	port
jic								
Clock Name	Freq. (MHz)	AF (%)	# Logic LUTs	# Dist. RAM	# Ripple Slices	# Registers	Dyn. Pwr (W)	
COMBINATORIA	100.0000	10.0000	72	0	3	0	0.0005	
h_clk	c 100.0000	10.0000	44	6	3	49	0.0011	
tal Dynamic Powe	r (W)							
Total Dyn. Pwr (	W}							

Figure10. Power and area calculation of I2CDMA interface

At frequency of 100 MHz (h\_clk\_c) the area (LUTs) consumed by the design is 116 LUTs and dynamic power by both the clocks is 1.6mW. The total power consumed by the design is shown in Fig.11.

over Sumary	Logic Block	Clocks	1/0	1/G Term 8	Book R.AN	352	PUL	DQGDLL	Graph	Report			
Device								Env	tronnent				
Family	LattochP2		• Spe	ed grade:	6			•			Therm	d Prafie	
Device:	LFX22.5E		• Opt	rating conditions	Commercia	d.	3	• Am	tient Teng	erature(PC):	25		
lociage type:	TQFP144	100	- Part	Names	UFXF2-SE	STN14	ĸ		che The	tə-34:	13.76		
levice Power	araneters							30	ctor Terry	perature(PC):	25.99		
Process Type:	Tracel		+ Por	ver File Revisions	Final			Max	inun Saf	e Ambient(PC):	83.11		
	Votage	<b>BPM</b>		Static (A) D	ynamic (A)	To	(A) lists	St	rtic (W)	Dynamic (W)	Tetal (V/)	Logic Block	0.03
Voltage From	nicPaver Mult	der .		Current by Poy	ver Samly			204	er har Rose	er Supply		Power by Block (W)	Peak Startup (A)
Ver ·	1.200		.00	0.0142	0.00.29	i.	COL	10	0.0110	0.0034	9.0294	Clocks	0.000
Vecie 3.3	3.300	- 1	.00	0.0000	0.0000	ř.	0.000	00	0.0000	0.0000	3.0000	1/0	0.07
Viccie 2.5	2.500	1	.00	0.0058	0.0049	Ĕ.	0.005	57	6.61144	0.0123	0.0267	Block RAM	6.01
Vccie 1.8	1.800	1	.00	0.0000	0.0000	Ë.	0.000	00	6.6000	0.0000	3.0006	DSP	0.00
Vecie 1.5	1.500	1	.00	0.0000	0.0000	É	0.000	00	0.0000	0.0000	1.0008	PIE	0.00
Victie 1.2	1.200	1	.00	0.0051	0.0000	F.	0.005	51	0.0062	0.0000	0.0062	DOSELL	6.000
Viccaux.	3.300	3	.00	0.0171	0.0008	i.	0.017	79	0.0565	0.0026	1,0580	Misc	0.02
Verpil	3.300	3	.00	0.0005	0.0000	E.	0.090	05	0.0017	0.0000	9,000.7	Tetal	611
¥сц	1.209	1	.00	0.0010	0.0000	1	0.003		0.0012	0.0001	9,0003		
			-11	6.0437	0.008	6	0.05	23	0.0970	6,6184	0.1154		

Figure11. Total power consumption

The total dynamic power consumption of I2C-DMA interface is 18.4mW. Also, power consumed by different blocks (logic blocks, PLL, IO and RAM) is 0.1154 W. Maximum frequency for clock (h\_clk) is 150.580 MHz.

Fig. 12 shows the SPI-DMA transmit interface. Similar to I2C-DMA interface, SPI also communicates with DMA through transmit and receive interfaces.




Figure12. SPI-DMA TX-interface

Figure 13 shows the power and area calculation of the design on Lattice diamond XP2 FPGA.

wer Summary	Logic Block	Clocks	0/1	I/O Te	rm Elock R	MA	DSP	PL.	L	DQSDLL	Graph	Report
gic												10
Clock Name	Freq. (MHz)	AF (%)	#Log	ic LUTs	≠ Dist. RAM	≠ Ri	ipple Sli	ces	≠ R	egisters	Dyn. Pwr	(W)
COMBINATORIA	100.0000	10.0000		92	0			0		0	0.0	006
h_clk	c 100.0000	10.0000		49	6			0		55	0.0	012
otal Dynamic Powe	r (W)											
Total Dyn. Pwr	[W]											
	018											

Figure 13 Power and area calculation of SPI-DMA interface

At the frequency of 100 MHz (h\_clk\_c) the area (LUTs) consumed by the design is 141 LUTs and dynamic power by both the clocks is 1.8mW. The total power consumed by the design is shown in Fig.14

ever Sunmary	Logic Bloc	i Cladis I	/0 U/0 Tem 8	lask RAM	DSP PLL DK	(SDIL Graph	Report			
Device						Environment				
Family:	Lattice/IP2		Speedigrade	5	*)			Them	alProße	
Device:	F02-5E		Operating conditions:	Connercial	•	Anbest Terps	Anbert Terperature (*C): 2			
Package type:	TQF9144		PartNames:	FI22-52-67N044C •		Effective Theta-24				
Device Power I	Farameters					Junction Temp	erstare(°C):	26.67		
Process Type:	Typical	-	Power File Revision:	Final		Maximum Safe	Antient(*C);	83.0Z		
Koltage, Dyna	anic Power Nu	tple	Current by Paw	er Supply		Power by Powe	Subdy		Pawer by Black (W)	Ftak Startup (A)
	Voltage	OPM	Static (A) Dy	yramic (A)	Total (A)	Static (M)	lynumic (M)	Total (W)	Logic Block	0.0047
Vec	1.290	1.00	0 0 0142	0.0025	0.0166	0.0170	0.0829	0.0200	Clocks	0.0015
Vecie 3.3	3.300	1.00	00000	0.000.8	0.0000	0.0000	0.0900	0.0000	10	0.0857
Vedic 2.5	2.506	1.00	0.0071	8.0065	0.0137	0.0176	0.0064	0.0542	Block RAM	0.0007
Verie 1.8	1.804	1.00	00000	0303.3	0.0900	0.000	0.0900	0.0000	DSP	0.0002
Vecie 1.5	1.504	1.00	00000	0003.3	00000	0.0000	0.0000	0.0000	PUL	0.0017
Vcdic 1.2	1.234	1.00	0.00139	6303.3	0.0039	0.0045	0.0900	0.3045	DOSDIL	0.0000
	3.306	1.00	0.00171	1.0011	0.0182	0.0565	0.0835	0.0905	Misc	60771
Vecaux		1.0	0.0005	8.0060	0.0005	0.0017	0.0900	0.0017	Total	0.1217
Vocaux Voqpil	3.306		and the second se							

Figure14. Total power consumption

The total dynamic power consumption of I2C-DMA interface is 22.9mW. Also, power consumed by different blocks (logic blocks, PLL, IO,RAM) is 0.1217 W. Maximum frequency for clock(h\_clk) is 162.048 MHz The performance comparison between both the protocols and I2C-DMA and SPI-DMA interface is shown in table1.

Table 1	Performance	comparison
I abic I	I CITOI mance	comparison

Lattice XP2 (Performance parameters)	I2CMaster (50 MHz)	SPIMaster (50 MHz)	I2CDMA (100 MHz)	SPIDMA (100 MHz)
AREA (LUTs)	21	66	116	141
POWER (mW)	0.2	0.9	1.6	1.8
Delay(ns)	1.637	6.77	4.898	4.617

## V. CONCLUSION

A practical comparative study has been discussed. This comparison is limited to the master side of I2C and SPI. Both protocols are interfaced with DMA in transmit mode. The paper has shown up the results of FPGA implementation of I2C/SPI – DMA interface (transmit mode). Area, power and delay of I2C master is better than SPI-master. I2C master-DMA interface consumes less area (LUTs) and low power as compared to SPI master-DMA

interface. A difference of 45 LUTs has been observed between both the designs. But, in case of delays SPI master-DMA interface is better. So, both the designs have their own importance in SoC communication.

## REFERENCES

- [1] www.wikipedia.com/DMA.
- [2] Module3 Embedded systems I/O /DMA, Version 2 EE, IIT, Kharagpur.
- [3] Design of Digital and Microcomputer systems, Winter session term 2," Direct Memory Access".
- [4] A.K Oudjida, M.L. Berandjia, R. Tiar, A.Liacha, K. Tahraoui," FPGA implementation of I2C and SPI Protocols: A comparative study", IEEE, 2009.
- [5] "I2C Tutorial, ROBOT Electronics.
- [6] Tomas Matousek," Inter Integrated Circuit Bus by Philips Semiconductors".
- [7] Frederic Leens," An Introduction to I2C and SPI Protocols", IEEE, 2009.
- [8] Paul Myers," Interfacing using Serial Protocols: SPI and I2C", EMRT Consultants, 2005.