© 2014 IJIRT | Volume 1 Issue 6 | ISSN : 2349-6002

Development of 8085 microchip based output port and implementation victimization real parts

AMIT KUMAR, ADNAN SHERWANI, AKASH SINGH

Department of Electronics & Communication Engineering, Dronacharya College of Engineering, Gurgaon-123506, India

***Abstract*- Wireless The work gift defines the event of 8085 microchip primarily based system, specifically designed for education purpose. 8085 is a wonderful teaching material to show elementary of microchip primarily based system style. The 8085 is within the core of the complete system. In our system demultiplexing is achieved with the assistance of D-kind latch computer circuit that provides the separate information lines and address line. The interfacing of silicon chip is completed with the microchip to supply the required instruction set to be implement on the system. The output port is intended with the combinatory logic and interfaced it with the complete system to achieve the required output.**

***Index Terms*- Microprocessor Intel 8085, D-Type Latch 74LS373, Demultiplexing, EPROM M2716 1F1.**

I. INTRODUCTION

The silicon chip 8085 was developed by Intel Corporation in 1976-77. It will able to treat three megacycleper second to five megacycle per second clock frequency. That is really terribly less compared to today's advance high performance processors. But, then when 8085 is widely utilized in small embedded systems and it's wonderful teaching material out there.Theseis an attributable to its terribly easy design and adequate instruction set We have chosen the idea of implementation of 8085 system to enhance the understanding of the students relating to the 8085 silicon chip based mostly system style, interfacing ideas and therefore the elementary of programming data. It's been determined that the coming up with of silicon chip based mostly system is significant in improvement of sensible data relating to the silicon chip and its overall operating. Our work focuses on an equivalent.

As delineated earlier the 8085 silicon chip is within the heart of the system. Because the design of the 8085 counsel we'd like to strain the address line in addition as knowledge line of our silicon chip. The system should have a tool to store a program during this case we've got used read-only memory. We've got followed the thanks to manually program the microchip. On execution, the directions set that is, placed in memory is ready to send the info word from the register to the designed output port.

In this paper we tend to describe the development of the output port that is specifically designed to work with the 8085 silicon chip and implementation of the output port with the 8085. to attain this we'd like, to demultiplex the lower order address and knowledge bus, management signal generation and memory interfacing. In section II, the Demultiplexing of lower order address and knowledge bus is delineated. In section III, we tend to specialize in necessary management signal generation. These management signals square measure necessary to regulate memory scan operation and therefore the write operation from the system to the output port. In section IV, we tend to describe the look of the complete system alongside the look of the output port and its choice logic. Finally, section V is dedicated to last remarks.

II. DESIGN OF DEMULTIPLEXING LOGIC

In microchip 8085, the lower order address bus is multiplexed with eight – little bit of knowledge bus. to style minimum mode 8085 system we have a tendency to need separate address and Databus. For this, we've to realize demultiplexing. As way as 8085 microchip is concern, to realize demultiplexing 8085 has one sign named Address Latch (ALE)modify. This can be one positive going pulse generated anytime the 8085 begins AN operation. It indicates that the bits obtainable on AD7 – AD0 area unit address bits. This signal is primarily accustomed latch out these address bits from the multiplexed bus and generate a separate address bus.

As the pin diagram of Intel 8085 counsel the Pin no. twelve to Pin no. nineteen is appointedfor AD7 to AD0 severally. To demultiplex the multiplexed address and knowledge bus we have a tendency to need to use latch sort integrated circuits.



Fig.1 Demultiplexing of Address and databus using74LS373]

III. CONTROL SIGNAL GENERATION

In any system, there square measure completely different modes of operations. Likewise,in some scenario we have a tendency to square measure interested to scan information in chip, in alternative we have a tendency to have an interest to jot down information on some location from chip. Whenever, we have a tendency to square measure handling completely different peripherals victimization 8085 chip there square measure 2 modes of operations. One is to scan information from any of the device or data input device. Second is to jot down information on some location, this location are often any of the output device location or any of the memory location.

To wear down these modes 8085 chip design [1] offers 3 completely different management signals. Namely, IO/M#, RD#, and WR#. The IO/M# is associate degree output pin of the 8085 chip that serves twin purpose, the high going pulse on this pin indicates the I/O kind of operation. we will state that, at this point 8085 is functioning with the input or output devices. The low going pulse on this pin indicates the memory operation. The other is that the RD#, represent scan signal. this is often active low signal, indicates the memory or I/O kind of scan operation and also the chosen memory or I/O device is to be scan. and also the third is, WR#, stands for write signal. this is often conjointly active low signal, indicates the memory or I/O kind of write operation and information accessible on the Databus is to be written in to the chosen memory or I/O location, information is about up at the edge of the pin. To wear down completely different I/O still as device severally, we've to get four individual management signals. This management signals wont to choose any of the I/O or device, with a selected kind of operation either of scan or write.



Fig 2 Design for generation of MEMR# and LOW#

IV. DESIGN OF OUTPUT PORT AND MEMORY

I/O devices are interfaced victimization 2 techniques: peripheral mapped I/O and Memory mapped I/O. The microchip eight085 incorporates a separate 8 – little bit of addressing theme for I/O devices; this is often known as peripheral mapped I/O and ranges from 00H to FFH. Hence, 8085 microchip is capable to handle at Georgia home boy.256 totally different input-output ports. In our case, we've followed peripheral mapped I/O. In peripheral mapped I/O, device is address by eight – bit port address and enabled by input output connected management signals. The port variety or port address may be a binary pattern assigned to a selected device. Whenever, the microchip executes information transfer directions for I/O device, it place acceptable port address on the address bus, sends equivalent

management signal to pick the device, and place the info on the info bus. Peripheral mapped I/O

employed in and OUT directions for information transfer.



Fig.3 Design of Port FFH

In this paper we've got given output port with the address FFH. To implement the port, at the start we tend to needed to come up with the choice logic of the port. this is often important, as a result of once 8085 execute the information transfer instruction then the port address is placed on the address bus of the chip. And therefore the explicit input or output operation should be in hot water solely this address.

In addition, we've got to require care regarding the input output kind of management signals. This signal will be for the scan operation o r for the write operation. In our implementation we have a tendency to have an interest to jot down the content of 1 register say, accumulator on the output port. So, we have a tendency to needed the IOW# management signal. Finally, by taking concern of each, the port address FFH and therefore the management signal IOW# we've got to come up with necessary pulse which will choose the output device.

The port address we've got taken is FFH, therefore on execution of the OUT information transfer instruction eight085 places the 8 – bit equivalent binary price of FFH on the lower order address bus. We've got designed the logic for output port, in this eight input gate, 74LS30 is employed. The eight – little bit of port address is given as associate input to gate.

The gate turn out the logic zero thanks to all the inputs are high and this low pulse is given to 1st input of the NOR gate, 74LS02. We've our second input for NOR gate, is management signal IOW#. the mixture of each the low signal with NOR gate, say output of eight input gate and therefore the management signal IOW# produces the high pulse which might be treated as I/O choose pulse for our output terminal.



Fig .4 Interfacing of EPROM

In our system we've chosen eight – LEDs as our output terminal. The LEDs area unit connected with output lines of the D – kind latch computer circuit. When, the instruction OUT FFH is dead by the8085 microchip then microchip send the contents of the accumulator to the output port with address FFH.



Fig .5 Output Terminal

VI.CONCLUSION

The 8085 chip based mostly system has been developed to deal with the problems arise within the sensible implementation of the memory interfacing with the processor. The developed system provides the entire plan regarding interfacing of memory and output port with the 8085 chip. The system is capable to fetch the instruction from the memory and when execution of the instruction the required task to send the information word on the output port FFH is performed. The developed system plays the most important role in understanding of chip based mostly systems. It may be a superb teaching material to show fundamentals of chip based mostly system style.

REFRENCES

[1] R.S. Gaonkar, Microprocessor Architecture, Programming and Applications with the 8085, fifth edition, Penram International Publishing (India) Private Limited.

[2] S. Ghoshal, Microprocessor Based System Design, Macmillan India Limited, 1996.

[3] M.Mano, Digital Logic and Computer Design, Prentice – Hall India