

FLIP-FLOP AND ITS APPLICATIONS

Ayush Bisht, Harsh Sharma, Abhishek Rawat

ECE Dept , Dronacharya college of engineering ,Haryana India

Abstract- The objective of this paper is comprehensive study related to flip-flop and its application. Flip-flops are the building blocks of any sequential logic circuits. Today the word latch is mainly used for simple transparent storage elements, while slightly more advanced non-transparent (or clocked) devices are described as flip-flops. Informally, as this distinction is quite new, the two words are sometimes used interchangeably. Flip flops are the first stage in sequential logic designs which incorporates memory (storage of previous states). Flip-flops can be either simple (transparent or opaque) or clocked (synchronous or edge triggered). This paper represents the information related to history, implementation, types and applications of the flip-flop.

I. INTRODUCTION

A digital computer needs devices which can store information. A flip-flop is a circuit that has two stable states and can be used to store state information. A flip-flop is a binary storage device. It can store binary bit either 0 or 1. It has two stable states HIGH and LOW i.e. 1 and 0. A flip-flop is usually controlled by control signals that can include a clock signal. The outputs usually include the complement as well as the normal output. Flip-flops can be either simple (transparent or opaque) or clocked (synchronous or edge-triggered). Although the term flip-flop has historically referred generically to both simple and clocked circuits, in modern usage it is common to reserve the term flip-flop exclusively for discussing clocked circuits; the simple ones are commonly called latches. The basic function of flip flop is to store data. They can be used to keep record or what value of variable (input, output or intermediate). Flip flop are also used to exercise control over the functionality of a digital circuit i.e. change the operation of a circuit depending on the state of one or more flip flops

II. IMPLEMENTATION

Flip-flops can be either simple (transparent or asynchronous) or clocked (synchronous); the


transparent ones are commonly called latches. The word latch is mainly used for storage elements, while clocked devices are described as flip-flops. Simple flip-flops can be built around a pair of cross-coupled inverting elements: vacuum tubes, bipolar transistors, field effect transistors, inverters, and inverting logic gates have all been used in practical circuits. Clocked devices are specially designed for synchronous systems; such devices ignore their inputs except at the transition of a dedicated clock signal (known as clocking, pulsing). Clocking causes the flip-flop to either change or retain its output signal based upon the values of the input signals at the transition. Some flip-flops change output on the rising edge of the clock, others on the falling edge. Since the elementary amplifying stages are inverting, two stages can be connected in succession (as a cascade) to form the needed non-inverting amplifier.

III. TYPES OF FLIP-FLOP

S-R Flip-Flop

The R-S (Reset Set) flip flop is the simplest flip flop of all and easiest to understand. The SR flip-flop can also have a clock input for a level driven circuit as opposed to a pulse driven circuit. Besides the CLOCK input, an SR flip-flop has two inputs, labeled SET and RESET. If the SET input is HIGH when the clock is triggered, the Q output goes HIGH. If the RESET input is HIGH when the clock is triggered, the Q output goes LOW. Note that in an SR flip-flop, the SET and RESET inputs shouldn't both be HIGH when the clock is triggered. This is considered an invalid input condition, and the resulting output isn't predictable if this condition occurs. Such flip flop can be made simply by cross coupling two inverting gates either NAND or NOR gate could be used.

The difference between a JK flip-flop and an SR flip-flop is that in a JK flip-flop, both inputs can be HIGH. When both the J and K inputs are HIGH, the Q output is toggled, which means that the output alternates between HIGH and LOW.



If $Q = 0$ the lower AND gate is disabled the upper AND gate is enabled. This will set the flip flop and hence Q will be 1. On the other hand if $Q = 1$, the lower AND gate is enabled and flip flop will be reset and hence Q will be 0. In other words, when J and K are both high, the clock pulses cause the JK flip flop to toggle

Applications of Flip-Flop

A. Data Storage:

A flip flop store one bit at a time in digital circuit. In order to store more than one bit flip flop can be connected in series and parallel called registers. Register is simply a data storage device for a number obits in which each flip flop store one bit of information(0 or 1). Thus a 4 bit register consists of 4 individual flip flops, each able to store one bit of information at a time.

CLOCK	J	K	$\overline{\text{SET}}$	$\overline{\text{RESET}}$	Q	\overline{Q}
-	-	-	0	1	1	0
-	-	-	1	0	0	1
$\overline{\text{CLK}}$	0	0	1	1	Q	\overline{Q}
$\overline{\text{CLK}}$	1	0	1	1	1	0
$\overline{\text{CLK}}$	0	1	1	1	0	1
$\overline{\text{CLK}}$	1	1	1	1	\overline{Q}	Q

B. Data Transfer:

Flip flops can also be used extensively to transfer the data. For this purpose shift register is used. A shift register is a register which is able to shift or transfer it content within itself

without changing the order of the bits. It may be designed to shift or transfer data either left or right. The data is shifted or transferred one bit at a time, when a clock pulse is applied. The shift register can be used for temporary storage of data. The shift register is used for multiplication and division where bit shifting is required. The shift register can be built using RS, JK or D flip flops.

C. Counter:

Another major application of flip flops is a digital counter. It is used to count pulses or events and it can be made by connecting a series of flip flops. Counter can count up to 2^n . Where n is the number of flip flops.

When $J = 0$ and $K = 0$,

These J and K inputs disable the AND gates, therefore clock pulse have no effect on the flip flop. In other words, Q returns it last value.

When $J = 0$ and $K = 1$,

The upper AND gate is disabled the lower AND gate is enabled if Q is 1 therefore, flip flop will be reset ($Q = 0, =1$)if not already in that state.

When $J = 1$ and $K = 0$

The lower AND gate is disabled and the upper AND gate is enabled if it is at 1, As a result we will be able to set he flip flop ($Q = 1, =0$) if not already set

When $J = 1$ and $K = 1$

REFERENCES

[1] Volley A. Perini (208). Digital electronics and design with VHDL. Morgan Kaufman's. 329. ISBN 978-0-12-374270-4.

[2] Latches and Flip Flops (EE 42/10 Lecture 24 from Berkeley).

[3] <http://www.daenotes.com/>

[4] William Henry Else and Frank Wilfred Jordan, "Improvements in ionic relays" British patent number: GB 148582 (filed: 21 June 1918; published: 5 August 1920).

[5] <http://blog.oureducation.in/>

[6] W. H. Else and F. W. Jordan (19 September 1919) "A trigger relay utilizing three- electrode thermionic vacuum tubes," The Electrician, vol. 83, page 298. Reprinted in: Radio Review, vol. 1, no. 3, pages 143–146 (December 1919).