

Efficient Pipelined CORDIC Architecture for Generation of Sine and Cosine Function

Ravi Mogili¹, Raju Katru², Kandukuri Shobha³

^{1,2,3} Assistant professor, Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telanagana, India

Abstract- In processing the real world data Digital signal processing algorithms provides unbeatable efficiency. One of the DSP algorithms is Coordinate Rotation Digital computer (CORDIC). The beauty of CORDIC lies in the fact that by simple shift-add operations and the CORDIC has gained momentum for decades because of its less hardware complexity. CORDIC algorithm is very simple and iterative process for performing various mathematical computations. Most of the literature lacks in calculation of resources utilized by a particular CORDIC architecture. In this paper, serial, parallel and pipelined CORDIC architecture has been implemented for computing both sine & cosine functions. This paper makes an attempt to survey different forms of CORDIC algorithms and its architectures and applications explore implementation exact to FPGAs and the way the structure has been coded in VERILOG, synthesis evaluation are carried out making use of Xilinx ISim software and targeted on Xilinx FPGA synthesis device.

Index Terms- FPGA, CORDIC Algorithm, Folded & Unfolded Architecture, serial and parallel pipelined CORDIC, sine and cosine functions.

I. INTRODUCTION

The solutions for the making plans of high-speed VLSI architectures for term digital signal processor (DSP) algorithms are mapped from a method into hardware low-cost architectures. With the appearance of low-cost, low power FPGA's; style of such architectures which would possibly satisfy the overall performance wishes for the signal system programs like 3dimensional (3D) images, video/image/ signal process systems have grown to be easy. Many of the DSP algorithms use the calculation of standard features like trigonometric, inverse trigonometric, logarithm, exponential, multiplication, and division features that need high process power. The typically used packages solutions for the digital

implementation of these functions are table search technique and polynomial expansions, requiring an expansion of multiplication and additions/subtractions. In 1959, Volder [6] has projected a unique purpose virtual computing unit referred to as COordinate Rotation data processor (CORDIC). This formula turned into at first evolved for natural arithmetic features, exploitation gives rotation redecorate technique. The CORDIC system computes second rotation exploitation unvaried equations using shift and add operations which have smooth design and consume less power. Walther has projected a unified the components to reckon rotation in round, linear, and hyperbolic coordinate systems. The CORDIC components performs several fundamental functions doable in rotation and vectoring mode of circular, linear, and hyperbolic coordinate structures [3][4]. CORDIC the technique has been utilized in several applications, like signal system alterations, virtual filters and matrix based totally computations. Radical low energy systems may be with performance evolved via CORDIC [5] [6].

Large number of iterations is the main drawback which affects the system speed adversely. Many algorithms such as angle recoding (AR) [7], EEAS [8], modified vector rotation (MVR) [9], mixed scaling rotation (MSR) [10], scaling free CORDIC algorithms [11], [12] etc. have been proposed to overcome this drawback and to improve the speed performance of the system. To speed up the system, parallel and pipelined CORDIC are used. In this paper, the concept of rotation and pseudo-rotation [13] has been discussed with the derivation of basic CORDIC equations. Normally CORDIC is used in circular rotation mode due to simplicity. The mode of CORDIC, either vectoring mode or rotational mode, is selected according to the requirement. Till

now, some CORDIC based digital circuits as well as processors have been designed. CORDIC based complex multiplier has been discussed in [14] and such multiplier can be used in designing of digital filters with reduced power consumption.

II. LITERATURE SURVEY

Sine and Cosine waves have been used in countless applications; in recent research on Software Defined Radio (SDR), digital modalities of sine and cosine waves have received special attention. SDR involves highly reconfigurable resources and uses digital generated waves for modulation and demodulation of signals. Coordinate Rotation Digital Computer (CORDIC) is a well known algorithm used to approximate iteratively some transcendental functions. Arias et.al [15] presented a pipelined CORDIC architecture which is used for designing a flexible and scalable digital sine and cosine waves generator.

A scale factor compensation inherent to the CORDIC algorithm becomes an important drawback when trying to improve its benefits, although some authors have come up with a new scaling-free version, which has been successfully implemented within wireless applications. However, this new CORDIC can still be significantly improved by modifying some of its parts, therefore, Zapata et.al [16] showed an enhanced version of the scaling-free CORDIC. These new enhancements have been obtained some new architecture which are able to reach a 35% lower latency and a 36% reduction in area and power consumption compared to the original scaling-free architecture.

In conventional CORDIC algorithm, multiplier and a lookup table are needed to achieve calculation of multiple transcendental functions, which will lead to hardware circuit complexity and lower operation speed. Aim at overcoming the shortcomings of traditional CORDIC algorithm, a modified CORDIC algorithm was proposed by Xin et.al [17]. The method does not need the module of correction factor and the lookup table, and just needs a simple shift and add-subtract to achieve the calculation of multiple transcendental function. So it can reduce hardware costs and improve operational performance. Many hardware efficient algorithms exist for hardware signal processing architecture. Among

these algorithm is a set of shift-add algorithms collectively known as CORDIC (COordinate Rotation for Digital Computers) for computing a wide range of functions including certain trigonometric, hyperbolic, linear and logarithmic functions. Sinith et.al [18] compared the different CORDIC architectures with respect to their area, speed, and data throughput performance especially in three different major styles iterative, parallel and pipelined structures.

Khare et.al [19] presented an area-time efficient CORDIC algorithm that completely eliminates the scale-factor. By suitable selection of the order of approximation of Taylor series the proposed CORDIC circuit meets the accuracy requirement, and attains the desired range of convergence. Besides they have proposed an algorithm to redefine the elementary angles for reducing the number of CORDIC iterations. The proposed CORDIC processor provides the flexibility to manipulate the number of iterations depending on the accuracy, area and latency requirements. A scale factor compensation inherent to the CORDIC algorithm becomes an important drawback when trying to improve its benefits, although some authors have come up with a new scaling-free version, which has been successfully implemented within wireless applications.

III. PROPOSED FRAMEWORK

CORDIC can be used to compute Sin of any angle θ with little variation. The angle is given as input. A vector length 1.647 (CORDIC gain) along the x-axis is taken. The vector is then rotated in steps so as to reach the desired input angle θ . The x and y values are accumulated. After fixed number of iterations the final co-ordinates of the vector i.e. the x and y values give value of cosine and sine respectively of the given angle θ . When the Sine or Cosine functional configuration is selected, the unit vector is rotated, using the CORDIC algorithm, by input angle θ . This generates the output vector of $(\cos(\theta), \sin(\theta))$. The compensation scaling module is disabled for the Sin θ and Cos θ functional configuration as it is internally pre-scaled to compensate for the CORDIC scale factor.

CORDIC architectures are commonly categorized into sequential (folded) and combinational (unfolded) depend on hardware realization of iterative equations.

The folded architecture is obtained by the direct duplication . In time domain the sequential architecture has to be multiplexed so that all iterations are approved in a particular functional unit. The signal processing architectures delivers a means for operating area for speed. Using a word sequential design the folded architecture is implemented the unabridged CORDIC core.

A. Folded Word Sequential Design

Folded word sequential design [1] is duplicated by using three difference equations in each. This is also called as iterative bit-parallel design, the hardware as shown in Fig.1. Each block contains a shift unit, subtraction-adder unit block, and one register used for output buffering. Initial values are given to register by the multiplexer for first level calculation.




Fig.1 Folded word sequential design.

Here z-branch of MSB stored value determines the operation mode for the adder-subtraction unit x and y outlet Signals passes to block of shift unit and finally subtracted or added to un-shifted signal value in reverse path. The z branch mathematically mixing the registers values, lookup table passes these values, then each number of operations the address value is changed. After n operations output is passes again to register block before primary values are fed in again and these final value can be access as output. Normal FSM needs to control the addressing of the constant values and multiplexers. All the initial values are

given hardwired in a word wide manner when it is implemented in FPGA. Both subtracted and adder component are passed out separately. Angle accumulator controls the multiplexer. Routing signals are required to find distinguish between subtraction and addition. For varying the shift distance value, shift operations are used. Shifters are not suitable for FPGA architectures because it desires several layers of logic. Due to numerous layers of logic cells, the resultant design structure will become slow.

Unfolded Parallel Architecture

The CORDIC processor discussed above is iterative algorithm, it means processor needs to perform n iterations at the given data rate. This is an unfolded operation [2], it means always performs the same iteration at n times processing elements. It shows in Fig.2 will result the value in two simplifications. First one is fixed shifts at shifters; by using wiring we can implement it.




Fig.2. Unfolded parallel architecture.

Another one based on lookup table. Here angle accumulator distributed the LUT values, as constants to each adder; this is chain process in accumulator angle. Instead of using storage space we are moving to constants, which are hardwired. The whole CORDIC processor can be modified into grouping of subtraction-adder unit in interconnected manner. Now we do not require registers, building of this unrolled processor stringently combinatorial. Finally resulting circuit delay should be substantial; now

processing time is decreased compare to iterative circuit. Mostly and particularly in FPGA, they do not make any sense of using combinatorial large circuit what we required. The design of unrolled processor can be easily pipelined by inserting registers in-between the subtraction- adder unit block. Moreover FPGAs already contain registers in each logic cell, so this pipelined registers do not increase the hardware cost.

IV. RESULTS AND DISCUSSION

The implementation in this work is targeted FPGA families viz. Spartan-6 .The implementation is carried out for associate input quantity length varying from 16bits. The style synthesis, mapping, translation and simulation are applied in Xilinx ISE 14.5. The trigonometric function uses simple pipelined architecture using CORDIC processor. The CORDIC is operated in rotating mode, hence only angle is given as input and x, y values are given in the program .As this architecture inputs can be given at every clock pulse and the value for inputs will output after eight clock cycle as it.

As it is discovered, that CORDIC processors are going to amplify their existence within the future excessive overall performance. This results in decrease scalability. Since the algorithm includes handiest upload and shift operations, it has super hardware performance and a very minimum manage overhead. The realization of this paper will resolve most of the difficulties discussed above and in the hassle definition segment. This paper can have following consequences




Fig.3 RTL Schematic of CORDIC Processor




Fig.4 Simulation of sine – cosinewaveform CORDIC Processor




Fig.5 Resource Utilization of Sin and Cos functional Configuration in serial architecture




Fig.6 Resource Utilization of Sin and Cos functional Configuration in parallel architecture




Fig.7 Resource Utilization of Sin and Cos functional Configuration in parallel architecture

From Figures 5-7, it has been concluded parallel architecture uses 74% no. of slices as compare to 4% no. of slices used by parallel architecture without pipelining mode and 22% no. of slices used by serial architecture. 66% no. of 4 input LUTs used by parallel architecture with pipeline mode but 65% no. of 4 input LUTs are used by parallel architecture without pipelining and 30% no. of 4 input LUTs are used by serial architecture. 81% and 73% occupied slices are used by parallel architecture with or without pipelining continuously and 42% occupied slices are used by serial architecture.

V. CONCLUSION

This paper presents a comprehensive survey on different architectures for CORDIC, mainly in substantial operand of DSP and high speed applications, the above architectures can be used. From the directly above conversation, although parallel architecture with pipeline give the impression to be costlier as compare to parallel without pipelining and serial architecture, yet parallel architecture has high throughput (i.e. speed) as compare to serial architecture.

REFERENCES

[1] Andraka R (1998). A survey of CORDIC algorithms for FPGA based computers, Proceeding FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, 191–200.

[2] Hu Y H (1985). Pipelined CORDIC architecture for the implementation of rotational based algorithm, Proceedings of the International Symposium on VLSI Technology, Systems and Applications, 259.

[3] BurhanKhurshid, Ghulam Mohd Rather & Hakim Najeebud-din Department of Computer Science and software Engineering National Institute of Technology –shinagar, J&K India, “Performance Analysis of CORDIC Architectures Targeted for FPGA Devices” Volume 2, issue 2, February 2012 www.ijarcsse.com

[4] Pramod K. Meher, Senior Member, IEEE, Javier Valls, Member, IEEE, Tso-Bing Juang, Member, IEEE, K. Sridharan, Senior Member, IEEE and Koushik Maharatna, Member, IEEE “50 Years of

CORDIC algorithms, Architectures and Applications”, IEEE 2009.

[5] R. Andraka, “A survey of CORDIC algorithms for FPGA based computers,” FPGA '98, in ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp 191-200, 1998.

[6] J. E. Volder, “The CORDIC trigonometric computing technique,” IRE Trans. Electronic Computing, volume EC-8, pp 330 – 334, 1959.

[7] Yu Hen Hu, S. Naganathan, “An Angle Recoding Method for CORDIC Algorithm Implementation”, IEEE transactions on computers, vol. 42, no. 1, January 1993.

[8] C.-S. Wu, A.-Y. Wu, and C.-H. Lin, “A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes”, IEEE Trans. Circuits Syst. II: Anal. Digital Signal Process, vol. 50, no. 9, pp. 589–601, Sep. 2003.

[9] Chih-Hsiu Lin and An-Yeu Wu, “Mixed-Scaling-Rotation CORDIC (MSRCORDIC) Algorithm and Architecture for High-Performance Vector Rotational DSP Applications”, IEEE Transactions on circuits and systems, vol. 52, no. 11, November 2005.

[10] Supriya Aggarwal, Pramod K. Meher and Kavita Khare, “Area-Time efficient scaling free CORDIC using generalized micro-rotation selection”, IEEE trans. on VLSI, vol. 20, 2012.

[11] Francisco J. Jaime, Miguel A. Sánchez, Javier Hormigo, Julio Villalba, and Emilio L. Zapata, “Enhanced Scaling-Free CORDIC”, IEEE transactions on circuits and systems—i: regular papers, vol. 57, no. 7, July 2010.

[12] Behrooz Parhami, “Computer arithmetic: algorithms and hardware designs”, Oxford University Press, 2000 edition.

[13] Krishna Raj, Praveen Kumar Singh, Rajkumar Tomar, “A Review of Low Cost Multiplier Using CORDIC Subsystem”, 2012 2nd International Conference on Power, Control and Embedded Systems, Dec. 17, 2012.

[14] Krishna Raj, Praveen Kumar Singh, Rajkumar Tomar, “Power Saving in FIR Filter using CORDIC Subsystem as a Multiplier”, National Conference on Electronics & Communication Systems, April 5, 2013, IPEC Ghaziabad

- [15] E. O. Garcia, R. Cumplido, M. Arias, "Pipelined CORDIC Design on FPGA for a Digital Sine and Cosine Waves Generator," 3rd IEEE Transactions on Computers, vol. 59, no.4, pp. 522-531, 2010.
- [16] F. Jaime, M. Sánchez, J. Hornigo, J. Villalba, and L. Zapata, "Enhanced Scaling- Free CORDIC," IEEE Transactions on Circuits and System, vol. 57, no.7, pp. 1654-1662, 2010.
- [17] H. Li and Y. Xin, "Modified CORDIC Algorithm and Its Implementation Based on FPGA," International Conference on Intelligent Networks and Intelligent Systems, pp. 618-621, 2010.
- [18] R. Bhakthavatchalu, M. Sinith, P. Nair and K. Jismi, "A Comparison of Pipelined Parallel and Iterative CORDIC Design on FPGA," International Conference on Industrial and Information Systems, pp. 239-243, 2010.
- [19] S. Aggarwal, P. Meher and K. Khare, "Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection," IEEE transactions on Very Large Scale Interation Systems, vol. 20, no. 8, pp. 1542-1546, 2010.