

Implementation of Polar Codes Using Verilog HDL for 5G Applications

¹Parasa vinusha, ²Dr.E Sarva Rameswarudu

¹*M.Tech student in Department of Electronics and communication Engineering*

²*Associate professor in Department of Electronics and communication Engineering*

^{1,2}*Kakinada Institute of Technology and Science*

Abstract:-This paper proposes Very Large Scale Integration (VLSI) architecture for the implementation of Polar decoder. Soft-in-soft out decoders, interleavers and deinterleavers is used in the decoder side which employs Maximum-a- Posteriori (MAP) algorithm. The number of iterations required to decode the information bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this project uses a system which contains two Recursive convolutional encoders along with pseudorandom interleaver in encoder side. Beyond-5G systems are expected to operate at Terabit/s data rates. Today's most advanced polar code implementations currently deliver only around 5Gbps. Therefore, Turbo codes and LDPC codes that played key enablers in 3G and 4G systems are already unproven for many new 5G applications. Polar code is believed as prominent breakthrough in 5G. It guarantees apical performance for 5G scenarios and hence it is considered as a promising candidate for the 5G New Radio. This work accentuates on the suitability of polar codes for the 5G scenarios.

Key words:-Polar codes, MAP, VLSI

I. INTRODUCTION

Polar codes were introduced by Erdal Arıkan in 2008. They are the first family of error-correcting codes that attain the capacity of binary-input memoryless and symmetric channels with efficient encoding, decoding, and construction algorithms. Since their introduction, polar codes have been generalized and shown to be capacity achieving in numerous other communications settings.

The original construction of polar codes relies on the recursive application of an invertible linear transformation, which, when combined with a successive-cancellation decoder, effectively splits the original binary-input memoryless and symmetric communication channel into a number of bit

subchannels. Increasing the recursion depth causes these bit subchannels to converge either to noiseless or purely noisy channels. Virtually error-free transmission can be achieved by sending the data over noiseless subchannels. While related code constructions had been suggested before (e.g., N. Stolte, I. Dumer and K. Shabunov), Arıkan's work was the first to prove the polarization phenomenon and thus prove that polar codes are capacity achieving.

Unfortunately, the subchannels converge to these limiting cases relatively slowly, meaning that the error-correcting performance of Arıkan's polar codes improves more slowly with the blocklength than other widely-used codes, such as Turbo and LDPC codes. However, polar codes have been shown to provide excellent error-correcting performance with low decoding complexity for practical blocklengths when combined with more advanced decoding algorithms. These favorable traits have led to polar codes being used in the 5G wireless standard, which is a testament to their outstanding performance.

In this Best Readings, we summarize several papers on the theoretical foundations of polarization theory, the construction and decoding of practical polar codes, as well as some generalized polar codes, which can help to overcome limitations of classical Arıkan polar codes. We also focus on practical implementation issues because, despite the simple structure of the encoding and decoding algorithms of polar codes, their practical implementation poses numerous challenges. Polar codes [1] are constructed from the generator matrix $G \otimes M$ with $G_2 = [1 \ 1 \ 0 \ 1]$, where $\otimes M$ denotes the Mth Kronecker power. It has been shown in [1], that the synthesized channels seen by individual bits approach two extremes, either a noiseless channel or a pure-noise channel, as the block length $N = 2M$ grows large. The fraction of noiseless

channels is close to the channel capacity. Therefore, the noiseless channels, termed unfrozen bit channels, are selected for transmitting message bits while the other channels, termed frozen bit channels, are set to fixed values known by both encoder and decoder. Therefore, polar codes are the first family of codes that achieve the capacity of symmetric binary-input discrete memoryless channels under a low-complexity successive cancellation (SC) decoding algorithm as the block length N approaches infinity. However, the performance of polar codes at short to moderate block lengths is disappointing under the SC decoding algorithm. Later, a successive cancellation list (SCL) decoding algorithm for polar codes was proposed [2], which approaches the performance of the maximum-likelihood (ML) decoder as the list size L is large. However, the performance levels of polar codes are still inferior to those of low-density parity-check (LDPC) codes even under the ML decoder. To strengthen polar codes, a serial concatenation of a cyclic redundancy check (CRC) code and a polar code, termed the CRC-aided polar code, was found to be effective to improve the performance under the SCL decoding algorithm [2]. The performance levels of CRC-aided polar codes under the SCL decoding algorithm are better than those of LDPC and turbo codes [2], [3]. As the SCL decoder is capable to achieve the ML performance, it is important to study the block error rate (BLER) of polar codes under the ML decoder. However, in the literature, there are no analytical results regarding the ML performance of polar codes. The BLERs of polar codes rely on simulations that are time-consuming. A possible way to analyze the BLER performance of a coding scheme is to use the BLER upper bound which is a function of the weight enumerating function (WEF) as that used to analyze turbo codes [4]. However, if the code size is large, obtaining the exact WEF of a polar code with the heuristic method is prohibitively complex. Approximations of WEFs of polar codes are proposed in [5], [6] based on the probabilistic weight distribution (PWD) [7]. In this paper, we propose to randomize the polar code using interleavers between the inter-3 mediate stages of the polar code encoder. Codes constructed on the basis of this idea are called interleaved polar (i-polar) codes. The ensemble of i-polar codes is formed by considering all possible interleavers. The regular polar code is just one realization of the ensemble of i-polar codes. Based on

the concept of uniform interleaver, i.e., all interleavers are selected uniformly at random from all possible permutations, the average WEF of a code selected at random from the ensemble of i-polar codes can be evaluated. The concept of uniform interleaver has also been used in the analysis of turbo codes [4]. Note that the WEF analysis in this paper is not an approximation to the WEF of a polar code, but is an exact WEF averaged over the ensemble of i-polar codes. Based on the average WEF, a BLER upper bound, termed simple bound [8], can be used to evaluate the BLER performance averaged over the ensemble of codes. Simulation results show that the BLER upper bounds can well predict the ML performance levels of i-polar codes at high SNRs. Also, we will show by simulations that a specific realization of i-polar codes outperforms a regular polar code under the SCL decoder of the same list size. We also propose a concatenated coding scheme that employs P identical high rate codes as the outer code and Q identical i-polar codes as the inner code with an interleaver in between. CRC codes are the most popular outer codes employed in the concatenation of polar codes.

We propose as an alternative to use systematic regular repeat-accumulate (RRA) codes or irregular repeat-accumulate (IRA) codes [9] as the outer component code. The average WEF of the concatenated code is derived based on the uniform interleaver assumption. Simulation results show that the BLER upper bounds can well predict the BLER performance levels of the concatenated codes. One advantage of the proposed concatenated code is that, for $Q > 1$, the code can be decoded using Q SCL decoders working in parallel which can significantly reduce the decoding latency when Q is large. Analytical and simulation results both show that the performance of the proposed concatenated code with $P = Q = 2$ is better than that of the CRC-aided i-polar code with $P = Q = 1$ of the same length and code rate at high SNRs. Therefore, the proposed coding scheme is suitable for ultra-reliable low-latency communications (URLLC) [10]. Polar codes are error-correcting codes, which are able to achieve the capacity of binary-input memory less symmetric (BMS) channels. This means that one can transmit at the highest possible rate over that class of channels. In addition, the encoding and decoding operations can be performed with low complexity, thanks to recursive techniques.

II ARCHITECTURE OF POLAR CODER

Polar encoder and decoder together comprises the Polar coder architecture shown in Figure 1




Figure 1-POLAR CODER BLOCK DIAGRAM

Two identical Recursive convolutional encoders (RSC) and a pseudorandom interleaver constitutes the polar encoder. LTE employs a 1/3 rate parallel concatenated polar code. Each RSC works on two different data. Original data is provided to the first encoder, while the second encoder receives the interleaved version of the input data. A specified algorithm is used to scramble the data bits and the method is called Interleaving. An appreciable impact on the performance of a decoder is seen with the interleaving algorithm when used. The RSC1 and RSC2 encoder outputs along with systematic input comprises the output of polar encoder, that is, a 24-bit output is generated which is illustrated in figure 2. This will be transmitted through the channel to the Polar decoder.

A standard polar decoder block diagram is shown in Figure 3 that contains two modules of SISO decoders together with two pseudorandom interleavers and a pseudorandom de-interleaver. The usually used method of polar code decoding is carried out using the BCJR algorithm. The fundamental and basic idea behind the polar decoding algorithm is the iteration between the two SISO part decoders which is illustrated in figure 3.4.




Figure 2POLAR ENCODER BLOCK DIAGRAM

It comprises a pair of decoders, those which work simultaneously in order to refine and upgrade the estimate of the original information bits. The first and

second SISO decoder, respectively, decodes the convolutional code generated by the first or second CE. A polar-iteration corresponds to one pass of the first component decoder which is followed by a pass of the second component decoder.





Figure 3. Polar Decoder Block diagram

III RESULTS AND DISCUSSIONS

For Encoder


Here the data_in 1010011 and fd_in 1010100 is transmitted for every 100µ seconds and the block size is 0010



We can observe the block size 0010 and data_in 1 and d_in 0 is transmitted and the transition occurred at posedge of clock.

For Decoder

Here the block size is 1001 and fd_in 10101 and d_in 11111 is transmitted for the given iterations for every 100µ seconds.



IV CONCLUSION

The polar encoder and decoder designs are done using Verilog HDL and simulation has done in Xilinx ISE13.2. The RTL and Technology schematics have observed in XILINX. Synthesis report has shown the details of our proposed design. This example highlights one of the polar coding schemes (CRC-Aided Polar) specified by 3GPP for New Radio control channel information (DCI, UCI) and broadcast channel (BCH). It shows the use of components for all stages of the processing (encoding, rate-matching, rate-recovery and decoding) and uses them in a link with QPSK over an AWGN channel. Highlighted performance results for different code rates and message lengths show agreement to published trends, within parametric and simulation assumption.

REFERENCES

1. Arian, E., "Channel Polarization: A Method for constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels," *IEEE Transactions on Information Theory*, vol. 55, No. 7, pp. 3051-3073, July 2009.
2. Tal, I, and Vardy, A., "List decoding of Polar Codes", *IEEE Transactions on Information Theory*, vol. 61, No. 5, pp. 2213-2226, May 2015.
3. Niu, K., and Chen, K., "CRC-Aided Decoding of Polar Codes," *IEEE Communications Letters*, vol. 16, No. 10, pp. 1668-1671, Oct. 2012.
4. Niu, K., Chen, K., and Lin, J.R., "Beyond turbo codes: rate compatible punctured polar codes",

IEEE International Conference on Communications, pp. 3423-3427, 2013.

5. Stimming, A. B., Parizi, M. B., and Burg, A., "LLR-Based Successive Cancellation List Decoding of Polar Codes", *IEEE Transaction on Signal Processing*, vol. 63, No. 19, pp.5165-5179, 2015.
6. 3GPP TS 38.212. "NR; Multiplexing and channel coding (Release 15)." 3rd Generation Partnership Project; Technical Specification Group Radio Access Network.
7. R1-1711729. "WF on circular buffer of Polar Code", 3GPP TSG RAN WG1 meeting NR Ad-Hoc#2, Ericsson, Qualcomm, MediaTek, LGE. June 2017.
8. E. Boutillon C. Douillard and G. Montorsi "Iterative decoding of concatenated convolutional codes: Implementation issues" *Proc. IEEE* vol. 95 no. 6 pp. 1201-1227 June 2007.
9. Stimming, A. B., Parizi, M. B., and Burg, A., "LLR-Based Successive Cancellation List Decoding of Polar Codes", *IEEE Transaction on Signal Processing*, vol. 63, No. 19, pp.5165-5179, 2015.
10. N. Priyadarshini and K. Pargunarajan "A Constrained Search Algorithm for Selection of Optimal Generators in Convolutional Encoder" *International Journal of Computer Science Engineering and Technology (IJCSSET)* vol. 1 no. 6 pp. 324-326 July 2011.
11. V. Kavnilavu S. Salivahanan V. S. Kanchana Bhaaskaran Samiappa Sakthikumar B. Brindha and C. Vinoth "Implementation of Convolutional Encoder and Viterbi Decoder using Verilog HDL" *IEEE 3rd International Conference on Electronics Computer Technology*.
12. Pascal Giard, Gabi Sarkis, Claude Thibeault, and Warren J Gross. Multi-mode unrolled architectures for polar decoders. *IEEE Transactions on Circuits and Systems I: Regular Papers*,63(9):1443{1453, 2016.
13. YouZhe Fan and Chi-ying Tsui. An efficient partial-sum network architecture for semi-parallel polar codes decoder implementation. *IEEE Transactions on Signal Processing*, 62(12):3165{3179, 2014.
14. Alexios Balatsoukas-Stimming, Alexandre J Raymond, Warren J Gross, and Andreas Burg. Hardware architecture for list successive

- cancellation decoding of polar codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 61(8):609{613, 2014.
15. Alexios Balatsoukas-Stimming, Mani Bastani Parizi, and Andreas Burg. Llr-based successive cancellation list decoding of polar codes. IEEE transactions on signal processing, 63(19):5165{5179, 2015.
 16. Camille Leroux, Ido Tal, Alexander Vardy, and Warren J Gross. Hardware architectures for successive cancellation decoding of polar codes. In 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pages 1665{1668. IEEE, 2011.
 17. Bo Yuan and Keshab K Parhi. Early stopping criteria for energy-e_cient low-latency belief-propagation polar code decoders. IEEE transactions on signal processing, 62(24):6496{6506,2014.
 18. Chuan Zhang and Keshab K Parhi. Low-latency sequential and overlapped architectures for successive cancellation polar decoder. IEEE Transactions on Signal Processing, 61(10):2429{2441, 2013.
 19. Bo Yuan and Keshab K Parhi. Low-latency successive-cancellation polar decoder architectures using 2-bit decoding. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(4):1241{1254, 2013.
 20. Chuan Zhang, Bo Yuan, and Keshab K Parhi. Reduced-latency sc polar decoder architectures. In 2012 IEEE International Conference on Communications (ICC), pages 3471{3475. IEEE, 2012.