An Innovative 18T Flip-Flop Design for High-Frequency Low-Power Applications

Dr.P.Sandeep[1], Vijetha Bolla[2], Gayathri Balla[3], Praneeta Kavlas[4], Sumanth Mamidala[5] Sumanth Damma[6]

[1,2, 3, 4, 5, 6]*Vignan Institute of Technology and Science, Deshmukhi.*

***Abstract*—Flip-flops are fundamental components in digital circuits, widely utilized in data storage, sequential logic, and clock synchronization. With the growing demand for low-power, high-performance integrated circuits, designing energy-efficient flip-flops with reduced area and delay has become critical. This paper presents a novel true single-phase clocking (1φ clocking) flip-flop architecture that combines low power consumption, minimized transistor count, and improved delay characteristics. The proposed design employs a Master-Slave (MS) configuration optimized through topological, logical, and adaptive coupling techniques. By integrating complementary pass transistor logic and static CMOS logic, the architecture achieves significant power efficiency and compactness, making it suitable for high-speed digital systems. Performance evaluations conducted using Cadence Virtuoso demonstrate a 50% power efficiency improvement over existing designs, including the Low-Retentivity Flip-Flop (LRFF), and a 10% area reduction due to fewer PMOS transistors. Monte Carlo simulations validate the robustness and stability of the proposed design across varying conditions, making it a promising candidate for modern low-power integrated circuits.**

***Index Terms*—Flip-Flop, Low Power, High Frequency, CMOS Logic, VLSI Design**

I. INTRODUCTION

Flip-flops are bistable multivibrators used for data storage and sequential logic in digital systems. They are essential for implementing memory elements, counters, and timing circuits. Among the various types, the design of energy-efficient flip-flops has become a critical focus due to the increasing demand for low-power applications. This paper introduces a novel hybrid flip-flop architecture optimized for low power, compactness, and high speed.

II. LITERATURE SURVEY

Several studies have explored power-efficient flip-flop designs. The Low-Power Retentive True Single-Phase-Clocked Flip-Flop (TSPC) and the Fully Static Dual-Edge-Triggered Flip-Flop have shown promise in reducing power consumption and delay. However, limitations in transistor count and area optimization persist. This paper builds on these foundations to propose a hybrid design that addresses these challenges.

III. VLSI DESIGN

The proposed architecture utilizes advanced Very Large Scale Integration (VLSI) techniques to deliver a compact and energy-efficient design. VLSI involves integrating thousands to millions of transistors onto a single chip, a fundamental approach in modern electronics that enables the development of high-performance, low-power devices.Key highlights of the design include:

- Hybrid Logic Integration: The architecture combines complementary pass transistor logic with static CMOS logic, achieving an effective balance between speed and power efficiency.
- Master-Slave Configuration: A reliable master-slave setup, enhanced with adaptive coupling techniques, ensures stable data retention and minimizes delay.
- Transistor Count Optimization: The design strategically reduces the number of transistors—especially PMOS—to lower both chip area and power consumption.

The VLSI design flow encompasses stages such as circuit design, simulation, layout development, and fabrication. Tools like *Cadence Virtuoso* are used to simulate and validate the circuit, ensuring that it complies with performance and power constraints.

IV. HYBRID FLIP-FLOP DESIGN

The proposed hybrid flip-flop design features a partially static architecture combined with a true single-phase clocking scheme, enabling high-speed performance with low power consumption. Its core innovations include:

- Partially Static Operation: By integrating both static and dynamic elements, the design effectively reduces leakage currents while maintaining reliable function in both active and standby states.
- Adaptive Coupling Techniques: These techniques enhance data stability and lower power usage by dynamically adjusting the circuit's behavior in response to input transitions.
- Optimized Transistor Sizing: Careful sizing of NMOS and PMOS transistors minimizes delay and ensures efficient switching performance.
- Low Clock Load: The single-phase clocking approach significantly reduces clock load, thereby decreasing dynamic power dissipation.
- Reliable Data Retention: A master-slave configuration enhanced with pass transistor logic ensures robust data retention, even under varying voltage and temperature conditions.

The CMOS implementation combines complementary pass transistor logic with static CMOS logic, striking an effective balance between speed and power efficiency. This hybrid architecture delivers excellent performance in high-speed scenarios while maintaining a compact footprint, making it well-suited for advanced VLSI applications.



Fig.[1]. Proposed Flip-Flop

V. SOFTWARE REQUIREMENTS

The design and simulations were conducted using Cadence Virtuoso, a leading tool in VLSI design and analysis. This software provides an extensive suite of tools for circuit design, layout, and verification. Key capabilities utilized in this study include:

- Schematic Capture: Designing and visualizing the circuit layout.
- Simulation Tools: Running transient, DC, and Monte Carlo analyses to evaluate the performance of the flip-flop under various conditions.
- Power Analysis: Estimating power consumption and optimizing the design for energy efficiency.

These tools enabled detailed exploration of the circuit's behavior and ensured the robustness of the proposed design.

VI. RESULTS

- Schematic: The 18T hybrid flip-flop schematic demonstrates the integration of complementary pass transistor logic and static CMOS logic, providing a clear visualization of the circuit's architecture.
- Waveforms: Transient analysis waveforms reveal that the proposed flip-flop achieves faster switching speeds and reduced propagation delays compared to existing designs.
- Power Results: The proposed design achieves a 50% improvement in power efficiency and a 10% reduction in area compared to the Low-Rententivity Flip-Flop (LRFF). The Monte Carlo simulations confirmed the design's stability and energy efficiency across varying conditions.
- Frequency Response: The circuit demonstrated reliable operation up to 1 GHz, making it suitable for high-frequency applications.



Fig.[2]. Running condition of HFF

```
Device and node counts:
            MOSFETs -      18
   MOSFET geometries -      2
     Voltage sources -      3
         Subcircuits -      0
   Model Definitions -      2
     Computed Models -      2
   Independent nodes -     14
      Boundary nodes -      4
         Total nodes -     18
```

Fig.[3]. Count of Transistors in the proposed Design

```
Power Results

VVoltageSource_4 from time 0 to 10
Average power consumed -> 5.335374e-011 watts
Max power 1.963241e-002 at time 1.1e-008
Min power 0.000000e+000 at time 0
```

Fig.[4]. Power results

```
Parsing                       0.03 seconds
Setup                         0.06 seconds
DC operating point            0.08 seconds
Transient Analysis            0.03 seconds
Overhead                      1.26 seconds
------------------------------------------
Total                         1.46 seconds
```

Fig.[5]. Delay Results

VII. CONCLUSION

The proposed 18T hybrid flip-flop design offers significant advancements in power efficiency, compactness, and delay characteristics. By leveraging a partially static architecture and adaptive coupling techniques, the design achieves superior performance while maintaining a low transistor count. The reduction in PMOS transistors further enhances energy efficiency and minimizes layout area. Simulation results using Cadence Virtuoso validate the robustness and stability of the design across a range of operating conditions. This makes the proposed flip-flop a viable solution for modern low-power integrated circuits, particularly in high-speed digital systems. Future work may explore further optimizations to enhance the design's scalability and integration into larger systems.

REFERENCES

[1] G. R. Krishna and R. Lorenzo, "A Novel 18T Hybrid Master-Slave Flip-Flop With Low Power and Delay," in IEEE Access, vol. 12, pp. 186445-186453, 2024.

[2] A. K. Mishra, U. Chopra and D. Vaithiyanathan, "A Partially Static High Frequency 18T Hybrid Topological Flip-Flop Design for Low Power Application," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 3, pp. 1592-1596, March 2022.

[3] N. Kawai et al., "A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving," in IEEE Journal of Solid-State Circuits, vol. 49, no. 11, pp. 2526-2533, Nov. 2014.

[4] N. Nedovic and V. G. Oklobdzija, "Hybrid latch flip-flop with improved power efficiency," Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843), Manaus, Brazil, 2000.

[5] J. -F. Lin, M. -H. Sheu, Y. -T. Hwang, C. -S. Wong and M. -Y. Tsai, "Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, pp. 3033-3044, Nov. 2017.

[6] E. Consoli, G. Palumbo and M. Pennisi, "Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master–Slave Flip-Flops," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 284-295, Feb. 2012.

[7] G. Shin, E. Lee, J. Lee, Y. Lee and Y. Lee, "A static contention-free differential flip-flop in 28 nm for low-voltage low-power applications", *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, pp. 1-4, Mar. 2020.

[8] S. Panda, S. Sharma and A. R. Asati, "Clock gating analysis of TG based d flip-flop for different technology nodes", *Proc. IEEE 7th Uttar Pradesh Sect. Int. Conf. Electr. Electron. Comput. Eng. (UPCON)*, pp. 1-6, Nov. 2020.

[9] D. Vaithiyanathan, A. K. Mishra, T. Bhardwaj, V. J. Verma and B. Kaur, "Power consumption and delay comparison of a modified TCFF with existing FF implemented using FinFET and load test circuit analysis", *Proc. IEEE Madras Sect. Conf. (MASCON)*, pp. 1-5, Aug. 2021.

[10] A. Chavan, E. MacDonald, J. Neff and E. Bozeman, "Radiation hardened flip-flop design for super and sub threshold voltage operation", *Proc. Aerosp. Conf.*, pp. 1-6, Mar. 2011.

[11] T. Mistry and S. Yadav, "Analysis of leakage power reduction using LECTOR and ONOFIC

technique in clock gated flip-flop", *Proc. 2nd Asian Conf. Innov. Technol. (ASIANCON)*, pp. 1-7, Aug. 2022.

[12] A. Amirany, K. Jafari and M. H. Moaiyeri, "High-performance radiation-hardened spintronic retention latch and flip-flop for highly reliable processors", *IEEE Trans. Device Mater. Rel.*, vol. 21, no. 2, pp. 215-223, Jun. 2021.

[13] T. Alnuayri, S. Khursheed, A. L. H. Martínez and D. Rossi, "Differential aging sensor using subthreshold leakage current to detect recycled ICs", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 29, no. 12, pp. 2064-2075, Dec. 2021.

[14] Y. Zhai, Z. Feng, Y. Zhou and S.-T. Han, "Energy-efficient transistors: Suppressing the subthreshold swing below the physical limit", *Mater. Horizons*, vol. 8, no. 6, pp. 1601-1617, Jun. 2021.

[15] A. Tiwari and M. R. Bisht, "Leakage power reduction in CMOS VLSI circuits using advance leakage reduction method", *Int. J. Res. Appl. Sci. Eng. Technol.*, vol. 9, pp. 962-966, Jan. 2021.

[16] A. K. Mishra, U. Chopra and D. Vaithiyanathan, "A partially static high frequency 18T hybrid topological flip-flop design for low power application", *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 69, no. 3, pp. 1592-1596, Mar. 2022.

[17] A. Kumar Mishra, D. Vaithiyanathan and U. Chopra, "Design and analysis of ultra-low power 18T adaptive data track flip-flop for high-speed application", *Int. J. Circuit Theory Appl.*, vol. 49, no. 11, pp. 3733-3747, Nov. 2021.

[18] A. K. Mishra, U. Chopra and B. Kaur, "A low power high speed single phase clock level restoring 16T master-slave flip-flop", *Circuit World*, vol. 50, no. 2, pp. 267-274, 2022.

[19] G. Shin, E. Lee, J. Lee, Y. Lee and Y. Lee, "A differential flip-flop with static contention-free characteristics in 28 nm for low-voltage low-power applications", *IEEE J. Solid-State Circuits*, vol. 58, no. 5, pp. 1496-1504, May 2023.

[20] G. R. Krishna and R. Lorenzo, "Design and analysis of low-power and area-efficient master-slave flip-flop", *IETE J. Res.*, pp. 1-10, 2024.

[21] S. A. Sajjadi, S. A. Sadrossadat, A. Moftakharzadeh, M. Nabavi and M. Sawan, "DNN-based optimization to significantly speed up and increase the accuracy of electronic circuit design", *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 71, no. 3, pp. 1273-1284, Mar. 2024.

[22] R. A. Burange, G. H. Agrawal and K. Ingole, "Design and implementation of low power D flip flop for embedded application", *Proc. AIP Conf.*, vol. 2974, 2024.

[23] G. R. Krishna, R. Lorenzo and S. Saha, "Design and analysis of 18T master-slave flip-flop circuit", *Proc. 12th Int. Conf. Syst. Modeling Advancement Res. Trends (SMART)*, pp. 475-479, Dec. 2023.

[24] J.-F. Lin, Z.-J. Hong, C.-M. Tsai, B.-C. Wu and S.-W. Yu, "Novel low-complexity and low-power flip-flop design", *Electronics*, vol. 9, no. 5, pp. 783, May 2020.

[25] J. Wang et al., "A transistor-level DFF based on FinFET technology for low power integrated circuits", *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 69, no. 2, pp. 584-588, Feb. 2022.