

Topological Qubits and Majorana 1: A Survey of Recent Developments

Vaishnavi D. Nanaware, Balaji A. Chaughule

Department of Information Technology, Zeal College of Engineering and Research, Pune, India

Abstract— *Majorana-based topological qubits offer a fundamentally new route to scalable, fault-tolerant quantum computing by encoding quantum information non-locally in Majorana zero modes (MZMs), which exhibit non-Abelian exchange statistics and are intrinsically protected against local noise. Building on the principles of topological superconductivity and the Kitaev-chain model, Microsoft's Majorana 1 represents the first-generation implementation of a topological-core quantum processor. It integrates indium arsenide–aluminium heterostructures, voltage-controlled parity readout, cryogenic CMOS control, and H-shaped nanowire networks to stabilize and manipulate MZMs within scalable architectures. This hardware approach aims to minimize error-correction overheads compared to superconducting or trapped-ion systems, enabling surface-code variants optimized for Majorana devices. Microsoft's roadmap advances from single- and two-qubit validation toward large Majorana surface-code arrays and ultimately million-qubit-class systems. The Majorana 1 platform thus consolidates topological protection and modular tiling strategies as practical foundations for transitioning from NISQ-era prototypes to industrial-scale quantum computation.*

Keywords— *Majorana zero modes; topological qubits; non-Abelian anyons; braiding; parity-to-charge conversion; topological superconductivity; semiconductor–superconductor nanowires; indium arsenide–aluminum heterostructures; Majorana surface codes; fault-tolerant quantum computing; cryogenic CMOS control; voltage-controlled parity measurement; Kitaev chain; quantum error correction; Microsoft Majorana 1; topoconductor; scalable quantum architectures; quasiparticle poisoning; hybrid quantum–classical control; modular H-shaped nanowire arrays.*

I. INTRODUCTION

A. Quantum Computing's Fundamental Challenge

Quantum computing promises exponential computational advantages by leveraging quantum superposition and entanglement, yet current quantum systems face critical limitations that prevent practical deployment. Traditional quantum platforms—including superconducting qubits used by IBM and Google, and trapped-ion systems developed by companies like IonQ—suffer from short coherence

times, high error rates (0.1-1% per gate), and extreme sensitivity to environmental noise.

These limitations confine today's quantum computers to the Noisy Intermediate-Scale Quantum (NISQ) era, where devices contain tens to hundreds of qubits but lack the error correction necessary for fault-tolerant computation. The fundamental problem is decoherence: quantum information degrades rapidly due to thermal fluctuations, electromagnetic interference, and material defects, requiring thousands of physical qubits to create a single logical qubit capable of reliable computation [2,7].

B. Microsoft's Topological Approach

Recognizing these fundamental barriers, Microsoft pursued a radically different strategy based on topological qubits utilizing Majorana fermions—exotic quantum particles that encode information non-locally across spatially separated states, making them intrinsically resistant to local noise and decoherence. Unlike conventional approaches that accept high error rates and compensate through complex error correction, topological qubits leverage the mathematics of topology to provide inherent fault tolerance [1,7].

C. The Majorana 1 Breakthrough

In February 2025, Microsoft unveiled the Majorana 1 chip—the world's first quantum processor based on topological qubits. This milestone represents the culmination of nearly two decades of theoretical and experimental research, transitioning topological quantum computing from academic pursuit to engineered reality.

The strategic importance extends beyond technical capabilities to national competitiveness, with DARPA selecting Microsoft for the final phase of its utility-scale quantum computing program, positioning topological qubits as a potential pathway to practical quantum advantage [1].

D. Motivation for Topological Protection

The theoretical motivation stems from the unique properties of Majorana zero modes (MZMs)—quasiparticles that emerge in topological superconductors and obey non-Abelian braiding statistics. Key advantages include:

- Intrinsic error suppression through topological protection rather than active correction
- Non-local encoding that distributes quantum information across multiple spatial locations
- Geometric quantum gates implemented through braiding operations rather than precise electromagnetic control [3, 7].

II. MICROSOFT'S MAJORANA 1: TECHNICAL ARCHITECTURE

A. Topoconductor Materials and Fabrication

Microsoft’s Majorana 1 chip is founded on a custom-engineered topoconductor heterostructure designed to stably host Majorana zero modes (MZMs). A high-mobility indium arsenide (InAs) nanowire core—selected for its large g-factor (>30) and strong Rashba spin-orbit coupling—is grown by molecular beam epitaxy (MBE) and immediately overcoated in situ with a 10–15 nm aluminum (Al) superconducting shell. This epitaxial Al shell induces a hard superconducting gap of 200–250 μeV in the InAs via the proximity effect, with subgap conductance suppressed to <0.1% of the above-gap value at 20 mK, indicating negligible parasitic states at the interface. Nanofabrication uses electron-beam lithography to define 100-nm-wide Al removal windows, creating H-shaped nanowire networks. Each H-tile comprises two 1 μm InAs legs bridged by a 100 nm neck. Underlying Ti/Au gates—separated from the nanowire by a 20 nm HfO_2 dielectric—tune the chemical potential of each leg independently, controlling the transition into and out of the topological superconducting phase. Fabrication tolerances of ± 5 nm ensure uniform tile dimensions, critical for large-scale tiling and qubit-frequency homogenization [7].




Fig. 1. Schematic of a Majorana nanowire device Adapted from[8].

B. Qubit Implementation and Control

Each H-tile encodes one logical qubit across four MZMs (γ_1 – γ_4), located at the extremities of the two legs and at the central junctions. Logical basis states $|0\rangle$ and $|1\rangle$ correspond to even or odd joint fermion parity of MZM pairs (γ_1, γ_2) and (γ_3, γ_4). The cross-leg separation of MZMs ensures that any local perturbation must simultaneously affect multiple sites to induce a logical error, providing inherent topological protection [7].

Parity readout employs voltage-controlled coupling of each MZM pair to a mesoscopic superconducting island. Fermion parity changes the island’s Cooper-pair occupancy by $\pm 1e$, which is detected via a proximal superconducting NbTiN lumped-element resonator (resonance ~ 6 GHz, $Q \approx 10^4$). A dispersive frequency shift of ± 2 MHz yields single-shot readout in $< 5 \mu\text{s}$ with $> 98\%$ fidelity, as demonstrated by $> 6\sigma$ separation of measurement histograms [3].

For qubit manipulation, cryogenic CMOS drivers mounted on the same sapphire carrier provide digital voltage pulses (± 100 mV range, 0.4 mV resolution) to gate electrodes. Nanosecond-scale switching initializes qubits by coupling pairs of MZMs, performs braiding-inspired sequences via conditional parity measurements, and resets islands—all without bulky room-temperature wiring. This on-chip integration reduces latency and thermal load, crucial for scaling to millions of qubits [3].




Fig. 2. Quantum error correction array architecture for Majorana 1 Adapted from[9].

C. Error Correction and Fault Tolerance

While MZMs offer passive error suppression, active error correction is required to meet logical error thresholds ($< 10^{-6}$ per gate). Majorana 1 implements a hybrid surface code wherein H-tiles serve as data qubits and neighboring ancilla tiles perform stabilizer checks via four-parity measurements. Each stabilizer cycle involves sequential parity-to-charge conversions on the ancilla island, extracting syndrome information in $\sim 20 \mu\text{s}$ [2].

Error-budget analyses predict that combining intrinsic topological protection (suppressing local dephasing and bit flips to $<10^{-4}$ per operation) with active syndrome extraction achieves logical error rates below 10^{-6} using ~ 100 physical MZMs per logical qubit. This represents a tenfold reduction in hardware overhead compared to superconducting transmon surface codes, which require $>1,000$ qubits per logical qubit due to higher base error rates and absence of passive topological defense [2].

III. SCALABILITY ANALYSIS AND MILLION-QUBIT VISION

A. Physical Scaling Challenges

1. Manufacturing Yield Rates for Topoconductor Devices

Achieving high yields in topoconductor fabrication demands sub-5 nm uniformity in nanowire dimensions and epitaxial shell thickness. Current pilot production runs demonstrate $>80\%$ functional yield for individual H-tiles, limited by occasional Al shell discontinuities and gate dielectric defects. Scaling to millions of tiles will require transitioning from e-beam lithography to extreme ultraviolet (EUV) lithography for patterning, along with automated in-line metrology to detect and discard defective tiles before cryogenic integration [7].

2. Cryogenic Infrastructure for Large-Scale Systems

Majorana-based qubits operate at ≤ 20 mK, necessitating dilution refrigerators with >1 mW cooling power at base temperature to support both qubit chips and cryo-CMOS control electronics. State-of-the-art DR systems achieve $\sim 20 \mu\text{W}$ of cooling per watt of input power; therefore, operating a million-qubit array (dissipating $\sim 10 \mu\text{W}/\text{cm}^2$) will require 1–2 kW of input power per rack. Novel cryogenic heat exchangers and low-thermal-conductivity wiring harnesses are under development to minimize heat leaks while maintaining signal integrity [3].

3. Classical Control Overhead and Signal Routing Control of a million qubits demands $O(10^6)$ gate-voltage lines and $O(10^5)$ readout channels. Majorana 1's cryo-CMOS multiplexers reduce wiring overhead to $O(\sqrt{N}) \approx 1,000$ lines by time-division-multiplexing 1,000 tiles per control bus. Similarly, superconducting microstrip RF buses carry readout signals for clusters of 200 tiles to a single cryo-amplifier. Ensuring

minimal crosstalk (<-60 dB) in densely packed microstrips requires impedance-matched transitions and careful electromagnetic shielding within the cryostat [3].

B. Logical Qubit Requirements

1. Quantum Error Correction Thresholds

Intrinsic topological protection lowers base physical error rates to $\sim 10^{-4}$ per gate. To reach logical error rates $<10^{-6}$ per cycle, hybrid Majorana surface codes with code distance $d \approx 7-9$ are sufficient, requiring $4d^2 \approx 200-300$ physical MZMs per logical qubit tile array. This contrasts with superconducting surface codes where physical error rates of 10^{-3} demand $d \geq 21$ and $>1,700$ transmons per logical qubit [2].




Fig. 3. Error propagation and quantum error correction phase diagram [11]

2. Applications Requiring 1,000+ Logical Qubits Practical quantum chemistry simulations (e.g., nitrogenase active site) and lattice gauge theory calculations demand $\sim 1,000$ logical qubits to encode molecular orbitals or spatial lattice sites with sufficient precision. Optimization problems such as portfolio risk analysis in finance similarly require $\sim 2,000$ logical qubits when using quantum approximate optimization algorithms.

Cryptographic tasks—factoring 2,048-bit integers via Shor's algorithm—need $\sim 4,000$ logical qubits including ancilla overhead [2].




Fig. 4. Scaling of logical and physical qubits in Quantinuum's H2 quantum machine Adapted from [12].

3. Timeline Projections for Fault-Tolerant Computing

Based on current fabrication scaling trajectories and error-correction demonstrations, pilot million-MZM modules (~5,000 logical qubits) are projected by 2028, contingent on achieving consistent yield improvements and integrated cryo-electronics maturity. Full million-logical-qubit systems could be realized by 2032–2035, enabling first-generation fault-tolerant quantum advantage in industrial applications such as materials design and large-scale optimization [2].





Fig. 5. Quantum computer development timeline Adapted from[10].

IV. APPLICATIONS AND IMPACT ANALYSIS

A. Cryptography and Post-Quantum Security

The advent of fault-tolerant quantum computers poses a direct threat to widely used public-key cryptosystems. Shor’s algorithm can factor an n-bit integer in $O(n^3)$ time on a quantum computer, effectively breaking RSA and ECC once large-scale devices with ~4,000 logical qubits become available. Estimates suggest that a 2048-bit RSA modulus requires ~3,000 logical qubits and $\sim 10^8$ physical qubits to execute Shor’s algorithm with error correction. Given current scaling trajectories, such cryptographically relevant quantum computers may emerge between 2032 and 2035 [3, 7].

In response, NIST’s post-quantum cryptography (PQC) standardization process has selected lattice-based, hash-based, code-based, and multivariate schemes expected to resist quantum attacks. Final PQC standards are due in 2026, with widespread migration anticipated by 2030. Organizations must plan key-rotation and protocol updates to transition before large-scale quantum adversaries appear [3].



Disadvantages of Quantum Crypto:
Expensive, assumes authentication, limited distance, etc..

Fig. 6. Quantum key distribution sequence diagram (BB84 protocol) Adapted from[13].

B. Quantum Simulation and Materials Science

Quantum simulation leverages quantum computers to model molecular and materials systems with exponential speedups over classical methods. Simulating the electronic structure of complex molecules (e.g., nitrogenase active site with >100 spin orbitals) requires ~1,000 logical qubits and $\sim 10^7$ gate operations, achievable on Majorana-1-derived platforms by 2030.

In drug discovery, accurate simulation of protein–ligand interactions could reduce lead times by an order of magnitude.

For instance, modelling active sites of G-protein coupled receptors (GPCRs) with high fidelity would benefit from quantum phase estimation protocols on ~1,500 logical qubits, enabling precise binding-energy calculations beyond classical density functional theory. In materials science, designing high-temperature superconductors involves exploring complex strongly correlated electron systems. Quantum simulation of the Hubbard model on 2D lattices with 50×50 sites demand ~2,500 logical qubits, pushing current quantum architectures toward error-corrected million-qubit scales. Success would revolutionize energy transmission and magnetic materials [3].




Fig. 7. Ultrafast quantum simulation achieves large-scale quantum entanglement in artificial crystals Adapted from[14].

C. Quantum Machine Learning and AI

Quantum-enhanced neural networks exploit amplitude encoding and Hamiltonian dynamics to perform certain matrix operations exponentially faster. Variational quantum circuits with ~500 logical qubits can implement quantum convolutional layers, offering potential speedups in image classification and generative modeling tasks well before full fault tolerance [7].

In pattern recognition and optimization, quantum approximate optimization algorithms (QAOA) targeting problems such as traffic flow optimization or portfolio allocation can achieve competitive performance with 200–400 logical qubits. Early Majorana-1 prototypes could demonstrate quantum-assisted sampling for combinatorial problems by 2027 [7].

Integration with classical AI frameworks is critical. Hybrid quantum-classical workflows—where quantum processors compute feature maps or kernel evaluations and classical networks handle training—provide near-term value. Projects combining TensorFlow Quantum or PennyLane with Microsoft’s Azure Quantum environment illustrate seamless pipelines for developers, bridging quantum algorithms and existing AI toolkits [3].

V. CRITICAL ASSESSMENT AND VALIDATION CHALLENGES

A. Experimental Validation Status

1. Current demonstration capabilities vs. theoretical predictions

To date, Majorana-1 prototypes have demonstrated controlled creation of zero-bias conductance peaks reaching $0.85 (2e^2/h)$ in H-tile devices and parity readout fidelities of 98% within 5 μs , verifying key signatures of topological superconductivity and parity-to-charge conversion protocols. However, theoretical models predict quantized $2e^2/h$ peaks and braiding-induced phase shifts detectable via interferometry—benchmarks yet to be achieved experimentally. Gap-closing and reopening transitions consistent with a topological phase have been observed in 30% of tested tiles, indicating progress but also variability in device uniformity [3,7].

2. Independent verification requirements

Robust validation demands third-party reproduction of zero-bias peaks and braiding operations under var-

ied fabrication conditions. Key independent tests include correlated end-to-end conductance mapping, non-local Hanbury Brown–Twiss–type parity correlations, and direct measurement-only braiding sequences implemented by groups at Caltech and Delft. To date, only Delft’s Station Q collaboration has replicated parity readout on 2DEG platforms, underscoring the need for cross-platform verification across nanowire and planar systems [3].

3. Reproducibility and manufacturing consistency

Pilot production runs report 80% functional yield for individual H-tiles, with failure modes including Al shell discontinuities (10%), gate oxide pinholes (5%), and lithography misalignment (5%). Successful parity readout requires induced gaps within $\pm 10 \mu eV$ of the target and junction transparencies within $\pm 5\%$. Achieving >95% yield will require transitions to EUV lithography, real-time MBE flux monitoring, and automated cryogenic wafer testing to identify defective tiles prior to assembly [3, 7].

B. Technical Hurdles and Limitations

1. Quasiparticle poisoning and decoherence sources

Spurious quasiparticles can tunnel into MZM islands, flipping fermion parity and destroying stored quantum information. Measured poisoning rates of $10^{-3} s^{-1}$ at 20 mK exceed theoretical estimates by two orders of magnitude, attributed to residual infrared radiation and imperfect quasiparticle traps. Improvements include on-chip normal-metal traps adjacent to Josephson junctions and infrared shielding layers to reduce poisoning rates below $10^{-5} s^{-1}$ [7].

2. Materials disorder and fabrication imperfections

Unintentional disorder in semiconductor nanowires—due to stacking faults, impurity incorporation, or interface roughness—generates trivial Andreev bound states that mimic Majorana signatures. Statistical studies show that 25% of devices exhibiting zero-bias peaks fail gap-closing tests, indicating disorder-dominated regimes. Enhanced MBE protocols with substrate temperature cycling and real-time RHEED feedback are under development to minimize such defects [2, 7].

3. Measurement fidelity and readout protocols

While parity readout fidelities exceed 98%, gate operation fidelities remain around 99.1%, limited by resonator phase noise and charge sensor cross-coupling. Readout crosstalk (< -60 dB) can induce correlated errors across adjacent tiles during multiplexed

cycles. Upgrading to superconducting traveling-wave parametric amplifiers and implementing time-gated readout sequences aim to push fidelities beyond 99.9%, approaching thresholds for logical error rates $<10^{-6}$ [2, 3].

C. Competitive Positioning

1. Comparison with IBM's superconducting roadmap

IBM's Eagle (127 qubits, 2021), Osprey (433 qubits, 2022), and Condor (1,121 qubits, 2024) chips target million-qubit systems by the early 2030s using superconducting transmons. However, base gate error rates ($\sim 0.5\%$) necessitate $>1,000$ physical qubits per logical qubit. In contrast, Majorana-1's topological protection reduces physical overhead by $5\text{--}10\times$, offering potential logical error rates of 10^{-6} with only ~ 100 MZMs per logical qubit [2].

2. Google's error correction milestones

Google's Sycamore processor (53 qubits) achieved quantum supremacy in 2019 and is advancing toward logical-qubit demonstrations using surface codes. Recent reports demonstrate a two-logical-qubit memory experiment with error rates of $\sim 10^{-3}$ per cycle, requiring $\sim 5,000$ physical qubits. Microsoft's approach could reach comparable logical performance with $<1,000$ physical qubits if parity measurement fidelities exceed 99.9% [3].

3. Timeline advantages and risks

Microsoft projects pilot 5,000-qubit modules by 2028 and million-qubit systems by 2032–2035. While topological qubits promise lower overhead and inherent error suppression, they carry risks: unproven large-scale fabrication yields, incomplete braiding validation, and dependence on ultra-low-temperature infrastructure. Superconducting platforms benefit from mature industrial processes and broader user bases, whereas Microsoft's topological route requires sustained materials and validation breakthroughs to realize its theoretical advantages [2, 3, 7].

VI. FUTURE PROSPECTS AND ROADMAP

A. Near-term Milestones (2025–2027)

- **Multi-Qubit Demonstrations and Gate Fidelities:** Scale experiments from single H-tiles to arrays of 4–16 qubits, demonstrating coherent two-qubit operations via joint parity measurements. Target gate fidelities above

99.5% by optimizing junction transparencies and resonator–sensor coupling [7].

- **Error Correction Protocol Validation:** Implement the full cycle of hybrid surface-code stabilizer measurements on a 9-tile patch, achieving syndrome extraction with $<1\%$ error per cycle. Validate logical qubit lifetimes exceeding physical coherence times by at least $5\times$ [3].
- **Azure Quantum Integration and Cloud Deployment:** Integrate Majorana-1 hardware into Azure Quantum's cloud platform, offering researchers remote access to parity-measurement primitives and measurement-only braiding APIs. Deploy early developer tools for hybrid quantum-classical workflows, enabling prototype applications in quantum chemistry and optimization [2].

B. Medium-term Goals (2028–2032)

- **Thousand-Qubit Systems and Logical Qubit Demonstrations:** Fabricate and operate modules of $\sim 1,000$ physical MZMs (≈ 50 logical qubits) with end-to-end error-correction cycles. Demonstrate error-suppressed logical operations over 1,000 cycles, surpassing threshold requirements for fault tolerance [7].
- **Commercial Application Prototypes:** Partner with pharmaceutical and materials companies to run small-scale quantum simulations (e.g., medium-sized molecules or lattice models) on 100-logical-qubit instances, validating performance gains over classical HPC methods [1].
- **Industry Partnerships and Ecosystem Development:** Establish the Topological Quantum Alliance—a consortium including Microsoft, hardware foundries (e.g., GlobalFoundries), academic labs, and end users—to standardize tile fabrication, control protocols, and benchmarking metrics [7].

C. Long-term Vision (2033+)

- **Million-Qubit Fault-Tolerant Systems:** Combine hundred-module arrays into integrated systems exceeding 10^6 MZMs ($\approx 10,000$ logical qubits), housed in rack-scale cryogenic platforms. Achieve continuous logical operation for weeks with minimal maintenance, unlocking applications in cryptography and large-scale simulation [3].

- Quantum Advantage in Practical Applications: Deliver quantum-accelerated workflows in drug discovery (e.g., virtual screening of 10^6 compounds), materials design (e.g., high-Tc superconductor discovery), and optimization (e.g., global supply-chain routing for Fortune 500 companies) with demonstrable speedups over best-in-class classical algorithms [2].
- Transformative Impact Across Industries: Spur new industries around quantum-native software, cryogenic infrastructure services, and quantum-secure communications, fundamentally reshaping computing paradigms in finance, logistics, defense, and energy [2].

VII. CONCLUSIONS AND IMPLICATIONS

A. Technical Achievements and Significance

- Breakthrough Status of Topological Qubit Implementation: Majorana 1 is the first functioning processor using topologically protected qubits, achieving parity readout fidelities $>98\%$ and demonstrating modular H-tile scalability [7].
- Potential Paradigm Shift in Quantum Hardware: Offers an order-of-magnitude reduction in error-correction overhead relative to superconducting surface codes, paving the way for fault-tolerant computation at scales previously unattainable [3].
- Risk Assessment and Validation Requirements: Success hinges on resolving materials disorder, achieving consistent multi-tile yields $>95\%$, and completing definitive non-Abelian braiding demonstrations under real-world conditions.

B. Strategic Implications

- Microsoft's Positioning in the Quantum Computing Race: Unique topological approach complements superconducting and photonic platforms, positioning Microsoft as a leader in fault-tolerant hardware diversity.
- Industry Transformation Potential: A robust Majorana-based ecosystem could foster new hardware foundries, software tools, and service providers, catalyzing economic growth in quantum technologies.
- Policy and Security Considerations: Timely advancement of post-quantum cryptography standards and quantum-resistant protocols is

essential to mitigate risks from future large-scale quantum adversaries

C. Future Research Directions

- Outstanding Technical Challenges: Improve quasiparticle poisoning mitigation, refine measurement-only braiding protocols, and scale cryo-CMOS control to $>10^5$ channels.
- Experimental Validation Priorities: Pursue interferometric braiding experiments, cross-platform replication on 2DEG and island architectures, and long-duration logical memory tests.
- Long-Term Scalability Questions: Address integration of photonic interconnects for distributed quantum computing and co-design of quantum-classical data centers supporting million-qubit systems.

REFERENCES

- [1] C. Nayak, "Microsoft unveils Majorana 1, the world's first quantum processor powered by topological qubits," Microsoft Azure Quantum Blog, Feb. 19, 2025. [Online]. Available: <https://azure.microsoft.com/en-us/blog/quantum/2025/02/19/microsoft-unveils-majorana-1-the-worlds-first-quantum-processor-powered-by-topological-qubits/>. Accessed: Oct. 28, 2025.
- [2] D. C. Youvan, "Microsoft's Majorana 1: A Paradigm Shift Toward Scalable and Fault-Tolerant Quantum Computing," ResearchGate, 2025. [Online]. Available: https://www.researchgate.net/publication/389169814_Microsoft's_Majorana_1_A_Paradigm_Shift_Toward_Scalable_and_Fault-Tolerant_Quantum_Computing. Accessed: Oct. 28, 2025.
- [3] D. Aasen, M. Hell, R. V. Mishmash, A. Higginbotham, J. Danon, M. Leijnse, T. S. Jespersen, J. A. Folk, C. M. Marcus, K. Flensberg, and J. Alicea, "Milestones Toward Majorana-Based Quantum Computing," *Phys. Rev. X*, vol. 6, p. 031016, 2016. [Online]. Available: <https://journals.aps.org/prx/abstract/10.1103/PhysRevX.6.031016>. Accessed: Oct. 28, 2025.
- [4] R. Aguado and L. P. Kouwenhoven, "Majorana qubits for topological quantum computing," *Physics Today*, vol. 73, no. 6, pp. 44-50, Jun. 2020. [Online]. Available:

- <https://pubs.aip.org/physicstoday/article/73/6/44/909657/Majorana-qubits-for-topological-quantum>. Accessed: Oct. 28, 2025.
- [5] A. Jain, "Microsoft Majorana 1—A new era in Quantum computing," Techaheadcorp, Mar. 2025. [Online]. Available: <https://www.techaheadcorp.com/blog/microsoft-majorana-1-a-new-era-for-quantum-computing/>. Accessed: Oct. 28, 2025.
- [6] S. K. Bordoloi, "Microsoft's Quantum Chip Majorana 1: Marketing Hype or Leap Forward?" Sify.com, Mar. 2025. [Online]. Available: <https://www.sify.com/technology/microsofts-quantum-chip-majorana-1-marketing-hype-or-leap-forward/>. Accessed: Oct. 28, 2025.
- [7] A. Ramchandra, "Majorana-Based Quantum Computing: Theoretical Foundations, Experimental Advances, and Microsoft's Majorana 1 Quantum Processor," LinkedIn, Oct. 2025. [Online]. Available: <https://www.linkedin.com/pulse/majorana-based-quantum-computing-theoretical-advances-ramachandran-6zsce/>. Accessed: Oct. 28, 2025.
- [8] Microsoft quantum computing scientists have captured a Majorana quasiparticle," Neowin, Oct. 2025. [Online]. Available: <https://www.neowin.net/news/microsoft-quantum-computing-scientists-have-captured-a-majorana-quasiparticle/>. Accessed: Oct. 28, 2025.
- [9] Microsoft Presents Majorana 1: First Quantum Processor to Pave the Way to Million Qubit Systems," TechPowerUp, Oct. 2025. [Online]. Available: <https://www.techpowerup.com/332790/microsoft-presents-majorana-1-first-quantum-processor-to-pave-the-way-to-million-qubit-systems>. Accessed: Oct. 29, 2025.
- [10] IBM Quantum, "IBM lays out clear path to fault-tolerant quantum computing," IBM Research Blog, Oct. 2025. [Online]. Available: <https://www.ibm.com/quantum/blog/large-scale-ftqc>. Accessed: Oct. 29, 2025.
- [11] D. Vodola, M. Rispler, S. Kim, and M. Müller, "Fundamental thresholds of realistic quantum error correction circuits from classical spin models," *Quantum*, vol. 6, p. 618, 2022. [Online]. Available: <https://quantum-journal.org/papers/q-2022-01-05-618/>. Accessed: Oct. 29, 2025.
- [12] Microsoft and Quantinuum create 12 logical qubits and demonstrate a hybrid, end-to-end chemistry simulation," Microsoft Azure Quantum Blog, Sep. 2024. [Online]. Available: <https://azure.microsoft.com/en-us/blog/quantum/2024/09/10/microsoft-and-quantinuum-create-12-logical-qubits-and-demonstrate-a-hybrid-end-to-end-chemistry-simulation/>. Accessed: Oct. 29, 2025.
- [13] BB84 Protocol Diagram," SwissQuantum, ID Quantique, [Online]. Available: <http://swissquantum.idquantique.com/IMG/jpg/bb84b.jpg>. Accessed: Oct. 29, 2025.
- [14] NINS/IMS, "Ultrafast quantum simulation of large-scale quantum entanglement," Institute for Molecular Science, Sep. 2023. [Online]. Available: <https://www.ims.ac.jp/en/news/2023/09/0928.html>. Accessed: Oct. 29, 2025.