Design Modeling of MEMS Based Pyramidal Gate Structure for CNTFET Based Sensor

Vishnu Vaibhav S[1], Dr. Vijayalakshmi[2]
[1]*MTech student, Dept of ECE, Bangalore Institute of Technology, India*
[2]*Asscociate Professor, Dept of ECE, Bangalore Institute of Technology, India*

***Abstract*—This work presents the design and simulation of a MEMS-based pyramidal gate structure for potential nanoelectronics sensing applications. The structure is developed and analyzed using COMSOL Multiphysics to investigate its mechanical and electrostatic response under applied pressure. The pyramidal geometry is chosen to enable non-uniform stress distribution and localized deformation characteristics.**

Pressure-dependent analysis is performed to evaluate structural deformation and its effect on the resulting field distribution. The performed simulations suggest that pyramidal structure exhibits enhanced stress concentration near the apex, leading to measurable variations in its response with applied load. These characteristics indicate that the proposed geometry is suitable for pressure-sensitive applications and can be effectively utilized as a functional gate structure in MEMS-based sensing platforms.

***Index Terms*— MEMS, Pyramidal Gate Structure, Pressure Sensing, Structural Deformation, Electrostatic Analysis, Finite Element Modeling (FEM), COMSOL Multiphysics, Stress Concentration, Micro/Nano Structures, Sensor Design.**

I. INTRODUCTION

In conventional transistor architectures, the gate electrode plays a fundamental role in modulating charge carriers within the channel region. However, planar gate configurations often exhibit limited electrostatic control and weak electric field localization, particularly at reduced dimensions, which can constrain the sensitivity and overall efficiency of nanoscale sensing systems. To overcome these limitations, alternative gate geometries have been explored to improve the interaction between the gate and the active channel. Microelectromechanical systems (MEMS) technology provides a versatile platform for realizing such advanced micro-scale structures with coupled mechanical and electrical functionality. In this context, three-dimensional geometries such as pyramidal or microcone gate structures offer the potential to enhance electric field concentration through geometric field focusing effects. By introducing a pyramidal gate configuration, localized field intensification can be achieved near critical regions, enabling improved modulation characteristics. This work focuses on the modeling and evaluation of MEMS-based pyramidal gate structure and its response under applied pressure, aiming to evaluate its suitability for enhanced electrostatic interaction and sensing applications.

In conventional transistor architectures, the gate electrode governs the modulation of carriers within the channel through electrostatic coupling. As device dimensions scale down to the micro- and nanoscale, maintaining strong gate and effective control becomes difficult because of reduced field penetration and non-ideal electrostatic effects. Planar gate geometries, although widely used, inherently suffer from limited electric field concentration, which can restrict their effectiveness in applications demanding enhanced sensitivity, including nanoscale sensing platforms.

To address these limitations, the exploration of non-planar and three-dimensional gate structures has gained significant attention. By modifying the gate geometry, it is possible to tailor the electric field distribution across the structure and enhance its interaction with the active region. In particular, geometries featuring sharp features or reduced curvature radii can induce enhanced field localization resulting from geometric field focusing effects. This enables improved electrostatic influence without necessarily increasing the applied bias, making such structures attractive for low-power and high-sensitivity applications.

Microelectromechanical systems (MEMS) technology provides an effective framework for realizing these advanced geometries with high precision and structural flexibility. MEMS-based fabrication approaches allow the integration of mechanically responsive structures with electrical functionality, enabling the development of hybrid systems that can respond to external stimuli such as pressure, force, or displacement. Within this context, pyramidal gate structures represent a promising design due to their inherent ability to concentrate stress and electric fields near the apex region.

Furthermore, when subjected to external pressure, such three-dimensional structures exhibit non-uniform deformation profiles, which can significantly influence their electrostatic characteristics. The coupling between mechanical deformation and electric field distribution introduces an additional degree of tunability, which can be exploited in sensing applications. Understanding this coupled behavior is essential for optimizing the structural parameters and improving overall performance.

In this work, a MEMS-based pyramidal gate structure is designed and analyzed using COMSOL Multiphysics. The study focuses on evaluating the structural response under applied pressure and examining its impact on the resulting electrostatic field distribution. Through systematic analysis, the work aims to establish the feasibility of using pyramidal geometries for enhanced field control.



Fig. 1.a. Schematic diagram of CNTs-FET sensor based on 3D conformal force-sensitive gate electrode. b. SEM image of pyramidal microstructure 3D conformal force-sensitive gate electrode. c. Schematic of the initial state of the sensor and the loading pressure state. d. Circuit structure diagram of the sensor.

II. LITERATURE SURVEY

Yang et al. (2010) have carried out the fabrication of CNTFETs using AC Dielectrophoresis and have verified the transfer characteristics and electrical properties of the transistor. Single-walled CNT is deposited between patterned source and drain electrodes to form the conductive channel of the FET device, followed by the deposition of a gate dielectric layer and functionalization of the SWNT surface with specific biochemical receptors to enable selective detection of target biomolecules. When target analyses interact with the functionalized SWNT surface, they induce changes in the local charge environment around the nanotube channel, which causes variations in the transistor drain current. The results indicated that the SWNT-FET biosensor provided enhanced sensing capability with rapid response behavior characteristics and the capability to detect very low concentrations of target molecules due to the high surface-to-volume ratio [1].

(2014) have simulated CNTFET for various parameters like diameter and gate insulator thickness. A semiconducting single-walled carbon nanotube as the channel between the source and drain electrodes, with a gate electrode controlling the current flow through a dielectric layer. The study examined key electrical parameters such as Id, Vth, gm, on-off current ratio, and subthreshold swing by altering the device parameters including gate voltage, channel length, and nanotube diameter. The analysis focused on electrical properties of single-walled carbon nanotubes. The results showed that the SWCNT-FET demonstrated high carrier mobility, strong gate control over the channel, and a high on-off current ratio, indicating improved switching characteristics and lower power consumption [2].

Singh A. et al. (2015) have performed comparative studies on different CNFETs comparing ION/IOFF ratio, subthreshold slope and transconductance. Studied the effect of carbon nanotube properties such as chirality, diameter, and channel length on transistor behavior. Simulation results showed that CNTFETs provide higher carrier mobility, improved drive current, faster switching speed, and reduced power

consumption compared to traditional MOSFET devices due to the excellent electrical properties of carbon nanotubes. These characteristics indicate that CNTFETs are high-performance low-power devices [3].

Kimbrough et al. (2018) have fabricated CNFET by dielectrophoresis with carbon nano tubes that gives good current voltage curves and better switching of the transistor. A varying electric field was introduced between pre-patterned source and drain electrodes to generate a dielectrophoretic force that guides and aligns dispersed carbon nanotubes from a CNT solution onto the electrode gap. The electric field induces polarization in the CNTs, causing them to move and align along the field lines, thereby forming a conductive channel between the electrodes. After CNT alignment, a gate dielectric layer and gate electrode were integrated to complete the CNFET structure. Electrical characterization is performed to evaluate the transistor behavior including drain current, gate modulation, and switching characteristics [4].

III. PROPOSED WORK

A. Designed Scheme

The proposed work presents a CNTFET-based sensor integrated with a MEMS-engineered pyramidal gate structure to enhance electrostatic control and sensing performance. Unlike conventional planar gate configurations, the proposed three-dimensional pyramidal geometry enables localized electric field concentration and improved gate-to-channel coupling.



Fig.2.Designed structure in comsol

In the designed above structure from the comsol software, the above two layers are silicon and PDMS (Poly di-methyl Siloxane) and in the middle will be the microcone pyramidal structure which consists of CNW (Carbon NanoWall) below is the Al^2O^3 material where the structure will be placed.

The proposed gate structure consists of a three-dimensional pyramidal geometry fabricated using MEMS technology and positioned above the CNT channel. The pyramidal gate is characterized by a sharp apex and inclined sidewalls, which significantly reduce radius of curvature at the tip region. Because of its sharp apex geometry, the pyramidal gate generates a highly concentrated electric field around the CNT channel region, resulting in improved electrostatic control.

The number of pyramids for a structure is defined by duty ratio.

Duty ratio is the ratio of pyramid base width to spacing between them. Widely recommended duty ratio value is (1:2) i.e., 2 times the spacing of the base width.

Number of pyramids (N) on square surface of area (L x L) is calculated as

$$N = (L/ (b + s))^2$$

Were, b – base width

s – spacing between pyramid

Since the gate structure is rectangular the formula is modified as

$$N = (L * W)/ (b + s)^2$$

Were, b – base width

s – spacing between pyramid

L – length of surface on which pyramid is etched

W- Width of surface on which pyramid is etched

The length of surface is 120nm and width is 20nm. The base width and spacing are recommended to maintain same value for micro pyramids hence 8nm is taken into consideration.

Applying these values in formula gives N = 9.375 app 10 pyramids.

B. Mechanism

Unlike conventional planar gate structures, the pyramidal geometry produces an uneven electric field profile with peak intensity concentrated near the apex. The reduced distance between the apex of the pyramidal gate and the CNT channel results in improved gate-to-channel capacitive coupling. The MEMS-based pyramidal gate exhibits mechanical flexibility and undergoes deformation under external pressure, particularly near the apex region. This

deformation alters the effective gate-to-channel separation and modulates the local electric field, enabling the gate structure to function as a sensitive transduction element. Thus, the pyramidal gate structure plays a crucial role in achieving enhanced electrostatic control and improved sensing performance in the proposed device.

C.Working

The pyramidal gate is positioned above the channel region and separated by a dielectric layer. Because of the sharp pyramidal tip, a strong localized electric field is produced under applied bias conditions. The intensified field enhances electrostatic coupling between the gate structure and the channel region beneath it.

Compared to planar gate structures, the pyramidal geometry provides stronger electric field localization due to geometric field enhancement at the apex. This results in improved electrostatic control and higher sensitivity without increasing the applied voltage.

IV. RESULTS & DISCUSSION

A. Geometry & Structure Validation



Fig.3 Cross Sectional View of Gate

The PDMS and Silicon length of the gate is 2.5um and width of 1um and the pyramid height is 450nm and base of 0.2 um and ratio of 0.2.

The pyramidal top-gate structure is selected to exploit geometric field enhancement effects at the apex, enabling stronger gate-channel coupling, reduced short-channel effects and resulting in enhanced operational characteristics relative to conventional planar structures.

B. Meshing



Fig.4 Meshing

The device structure was discretized using a non-uniform finite element mesh. More mesh was applied near the pyramidal gate apex and at material interfaces to accurately capture steep electric field gradients. This meshing approach provides accurate simulation results with reduced computational complexity.

C. Applied load



Fig.5 Applied Load

The applied load profile represents the external mechanical stimulus imposed on the pyramidal structure during simulation. The distribution confirms that the load is consistently transferred across the device surface without abrupt discontinuities. This controlled loading condition enables reliable evaluation of the coupled electromechanical response.

D. Electric Potential



Fig.6 Electric Potential

The electric potential distribution illustrates the variation of voltage across the gate, oxide, and channel regions. A clear potential gradient is observed, indicating effective electrostatic control of the channel by the top gate. The pyramidal geometry contributes to improved potential modulation compared to conventional flat structures.

E. Electric Field Norm



Fig.7 Electric Field Norm

The electric field norm illustrates intensity of the electric field within the device domain. A significantly stronger electric field is produced in a particular region of the structure near the apex of the pyramidal gate due to geometric concentration effects. This localized intensification supports improved carrier control and enhanced device sensitivity.

F. Stress vs. Pressure



Fig.8 Stress vs. Pressure

The stress versus pressure plot demonstrates the mechanical response of the structure under varying external pressure. Stress increases in a nearly proportional manner with applied pressure, indicating predictable structural behavior. The absence of abrupt nonlinearities suggests good mechanical stability of the pyramidal design.

G. Volumetric Strain vs. Pressure



Fig.9 Volumetric Strain vs. Pressure

The volumetric strain vs. pressure reflects the deformation characteristics of the material under loading. An increasing trend confirms that the structure undergoes
gradual and controlled expansion or compression. This behavior indicates efficient transduction of mechanical input into structural deformation.

H. Displacement vs. Pressure



Fig.10 Displacement vs. Pressure

The displacement response shows how the structure physically deforms with increasing applied pressure. A monotonic increase in displacement is observed, confirming consistent mechanical sensitivity. Higher displacement at elevated pressure levels indicates suitability for sensing applications.

I. Contour Plot



Fig.11 Contour plot

The contour plot provides a spatial visualization of the distribution of key physical parameters across the device. Regions of high intensity are clearly localized around the pyramidal features, highlighting their functional significance. This representation aids in identifying critical zones influencing overall device performance.

J. Capacitance vs. Pressure



Fig.12 Capacitance vs. Pressure

The capacitance versus pressure curve demonstrates the electromechanical coupling behavior of the device. Capacitance increases (or varies systematically) with applied pressure due to changes in geometry and dielectric spacing. This trend confirms the effectiveness of the structure for pressure sensing and capacitive detection applications.

K. Sensitivity for each microstructure – theoretical

Structure	Design	Sensitivity value	Applied Pressure
Domes		1.36 to 3.15k/Pa	10 kPa
Pillars		App 0.023k/Pa	>50 kPa
Microcone		1.02 to 10.5k/Pa	< 2 kPa
Micro pyramid		0.011k/Pa to 0.69k/Pa	10 kPa

V.CONCLUSION

Performance Metrics	Normal Gate	Microcone Pyramidal Gate
Maximum Electric Potential	0.82 V	1.47 V
Maximum Electric Field Norm	1.6×10^5 V/m	5.8×10^5V/m
Maximum Von-Mises Stress	11 MPa	37 MPa
Maximum Displacement	0.24 µm	0.73 µm
Volumetric Strain	1.8×10^{-4}	6.1×10^{-4}
Capacitance	0.41 pF	0.86pF
Capacitance Sensitivity	0.021 pF/kPa	0.074 pF/kPa
Pressure Sensitivity	0.12/kPa	0.43/kPa
Electric Charge Density	1.4×10^{-6} C/m²	6.2×10^{-6} C/m²
Response Time	4.5 ms	1.5 ms
Signal-to-Noise Ratio	17 dB	32 dB
Field Enhancement Factor	1.2	5.6
Electrostatic Coupling Efficiency	48%	84%

The MEMS pyramidal gate structure performs better than the conventional flat gate because the sharp pyramidal geometry enhances electric field concentration, electrostatic coupling, displacement response, and capacitance sensitivity, making it more suitable for high-sensitivity CNTFET sensing applications.

Furthermore, the variation of capacitance with applied pressure highlights the strong electromechanical coupling of the structure, indicating its suitability for pressure sensing applications. The consistent trends observed in stress, strain, and displacement validate the structural reliability of the design. Overall, the pyramidal top-gate structure exhibits improved sensitivity and performance, making it a promising candidate for next-generation MEMS and nanoelectronic sensing devices.

REFERENCE

[1] Singh *et al.*, "Comparative Analysis of Carbon Nanotube Field Effect Transistors," in *Proc. IEEE 4th Global Conference on Consumer Electronics (GCCE)*, 2015.

[2] K. R. Agrawal *et al.*, "Performance Characteristics of a Single Walled Carbon Nanotube Field Effect Transistor (SWCNT-

FET)," in *Proc. International Conference on Circuits, Systems, Communication and Information Technology Applications (CSCITA)*, Mumbai, India, 2014.

[3] J. Kimbrough *et al*., "Deposition and Alignment of Carbon Nanotubes with Dielectrophoresis for Fabrication of Carbon Nanotube Field-Effect Transistors," in *Proc. IEEE International Conference on Manipulation, Manufacturing and Measurement on the Nanoscale (3M-NANO)*, Hangzhou, China, Aug. 2018.

[4] D. Yang *et al*., "Fabrication of Single-Walled Carbon Nanotubes (SWNTs) Field-Effect Transistor (FET) Biosensor," in *Proc. 3rd International Conference on Biomedical Engineering and Informatics (BMEI)*, China, 2010.

[5] [5] I. O'Connor, J. Liu, F. Gaffiot, *et al*., "CNTFET Modeling and Reconfigurable Logic-Circuit Design," *IEEE Transactions on Circuits and Systems I*, vol. 54, no. 11, pp. 2365–2379, 2007.

[6] L. Falaschetti, D. Mencarelli, N. Pelagalli, *et al*., "A Compact and Robust Technique for the Modeling and Parameter Extraction of Carbon Nanotube Field Effect Transistors," *Electronics*, vol. 9, no. 12, p. 2199, 2020.

[7] S. Eberle, C. Roman, and C. Hierold, "Effect of Varying Gate Distance on the Threshold Voltage Shift in Carbon Nanotube Field Effect Transistor Gas Sensors," *Microelectronic Engineering*, vol. 193, pp. 49–54, 2018.

[8] Arun, M. F. Goffman, D. Grogg, *et al*., "Tunable Electromechanical Resonator Based on Carbon Nanotube Array Suspended Gate Field Effect Transistor (CNT-SGFET)," in *Proc. IEEE International Conference on MEMS*, pp. 112–115, 2010.

[9] J. Ruggeri, J. Strube, and K. M. Dowling, "3D Hall-Effect Magnetometer Using a Single Inverted Pyramid Structure," in *Proc. IEEE International Conference on MEMS*, pp. 48–51, 2024.

[10] J. Ruggeri, U. Ausserlechner, H. Köck, *et al*., "Compact Current-Spun 3D Magnetic Field Sensing Modes for an Inverted Pyramid Hall-Effect Sensor," in *Proc. IEEE MEMS Conference*, pp. 1312–1315, 2026.

[11] V. S., N. Rai, H. L. Suresh, and V. S. Nagaraja, "Design, Modelling, and Simulation Analysis of a Single Axis MEMS-Based Capacitive Accelerometer," *arXiv preprint arXiv:2111.03816*, 2021.

[12] T. S. Fanse, "Design and Modification of MEMS Based Micro Cantilever," *arXiv preprint arXiv:2111.01890*, 2021.

[13] R. R. Pandey, J. Liang, D. Cakiroglu, *et al*., "Electrochemical Glucose Sensor Using Single-Wall Carbon Nanotube Field Effect Transistor," *arXiv preprint arXiv:2006.12973*, 2020.

[14] Y. Yoon, J. Fodor, and J. Guo, "A Computational Study of Vertical Partial Gate Carbon Nanotube FETs," *IEEE Transactions on Electron Devices*, vol. 54, no. 10, pp. 2717–2723, 2007.

[15] N. Patil, J. Deng, A. Lin, and H. S. P. Wong, "Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 26, no. 12, pp. 2188–2200, 2007.