

# Design And Verification Of Dual Port RAM On FPGA Using Xilinx Vivado

Sanjana S<sup>1</sup>, T. Swetha<sup>2</sup>, L. Lakshmi Prathima<sup>3</sup>, K. Bhagyasri Reddy<sup>4</sup>, M. Daizy Pujitha<sup>5</sup>, N. Lakshmi Manogna<sup>6</sup>

<sup>1,2,3,4,5,6</sup>*Department of Electronics and Communication Engineering, Prasad V. Potluri Siddhartha Institute of Technology, Vijayawada, Andhra Pradesh, India*

**Abstract**—This paper presents the complete design, simulation, synthesis, and on-board hardware verification of a True Dual Port RAM (TDPRAM) targeting the Nexys A7 Artix-7 FPGA development board, implemented using Xilinx Vivado 2024.1. The proposed design provides two fully independent, synchronous read/write ports (Port A and Port B), each with its own clock domain, reset, enable, write-enable, 8-bit address bus, and 32-bit data bus, sharing a common 256-location× 32-bit memory array. The design is described in Verilog HDL, structurally verified through RTL schematic analysis, functionally validated via behavioral simulation, and finally tested on live FPGA hardware using the Xilinx Virtual Input/Output (VIO) debug core. The complete RTL-to-hardware design flow is documented, including resource utilization, timing closure, and VIO probe measurements. Results confirm simultaneous, conflict-free dual-port operation suitable for high-throughput SoC and embedded processing applications.

**Index Terms**—Dual Port RAM, True Dual Port RAM, FPGA, BRAM, Vivado, VIO, Verilog HDL, Nexys A7, RTL Schematic, Simulation, Synthesis, Digital Memory Design.

## I. INTRODUCTION

Random Access Memory (RAM) is an indispensable resource in every digital system, forming the basis for data buffering, inter-process communication, processor cache memories, and FIFO queues. Conventional Single Port RAM (SPRAM) provides a single access interface; at any given clock cycle only one operation—either a read or a write—can be performed. While adequate for simple sequential processors, single-port memories become a bottleneck in data-intensive and multi-master systems where two independent processing entities require simultaneous access to the same memory space [1].

Dual Port RAM (DPRAM) addresses this limitation by providing two fully independent access ports to a shared memory array. A *True Dual Port RAM* (TDPRAM), as implemented in this work, supports simultaneous read and write operations from *both* ports at the *same* time, each operating from its own independent clock domain. This is distinct from a Simple Dual Port RAM where one port is dedicated exclusively to writes and the other to reads.

Field Programmable Gate Arrays (FPGAs) are ideally suited for DPRAM implementation because their on-chip Block RAM (BRAM) primitives natively support true dual-port mode. Xilinx Artix-7 FPGAs, as present on the Digilent Nexys A7 development board, feature RAMB36E1 and RAMB18E1 primitives configurable in various widths and depths, eliminating the need for external SRAM components [2, 4].

This paper makes the following contributions:

1. A clean, synthesizable Verilog RTL implementation of a 256×32-bit True Dual Port RAM with independent dual-clock support.
2. Detailed RTL schematic analysis showing BRAM inference, AND-gate write-enable gating, MUX-based reset logic, and synchronous output registers.
3. Complete functional simulation results confirming one-cycle read latency and independent port operation.
4. Live FPGA hardware verification using the VIO debug core on the Nexys A7 board, with measured probe values validating the design.
5. Resource utilization and timing analysis data.

The remainder of this paper is organized as follows: Section II reviews related work. Section III describes

the system architecture. Section IV presents the full Verilog RTL code. Section V explains the code in detail. Section VI analyzes the RTL schematic. Section VII discusses simulation results. Section VIII covers synthesis and implementation. Section IX presents the hardware verification. Section X discusses results with supporting graphs. Section XI concludes the paper.

## II. RELATED WORK

Memory IP design and FPGA-based RAM verification have been extensively studied in both industry and academia. Xilinx Application Note XAPP463 provides guidelines for efficient BRAM utilization across 7-series FPGAs, demonstrating that inferred BRAM-based designs achieve clock rates exceeding 200 MHz with minimal logic overhead [5]. Cong and Xu [6] demonstrated technology mapping algorithms that exploit dual-port BRAM primitives for lookup table (LUT) compression, showing that FPGA-aware synthesis can map multi-read-port memories to dual-port BRAMs without performance loss. Kastner et al. [7] extensively document FPGA memory architectures, comparing inferred versus explicitly instantiated BRAMs in terms of timing, area, and power.

In the embedded SoC domain, Gajski et al. [8] describe shared-memory communication architectures between processing cores, where dual-port RAM serves as the primary inter-core data exchange mechanism. Kepa et al. [9] implement an FPGA-based reconfigurable SoC with dual-port shared memories demonstrating 40% improvement in memory bandwidth over single-port implementations.

Weste and Harris [10] provide foundational analysis of synchronous RAM timing, particularly one-cycle read latency in registered-output SRAM and its pipeline implications. Palnitkar [11] details Verilog coding styles for BRAM inference in Xilinx tools. Chu [12] provides detailed FPGA prototyping examples including FIFO and dual-port memory design. Smith [14] covers application-level use of dual-port memories in high-speed DSP processing chains, while Ciletti [13] extends this to SoC-level memory subsystem integration.

More recently, Niyonkuru and Wainer [15] demonstrated an FPGA-based memory controller targeting Zynq SoC, using dual-port BRAM as the interface between the hard processor system and the programmable logic. Trimberger [16] reviews three decades of FPGA evolution, highlighting the growing role of embedded memory blocks. Kuon and Rose [17] provide comprehensive measurements of FPGA area, delay, and power, establishing baseline metrics relevant to the resource results reported in this paper. The present work differs from the above in its *pedagogical completeness*: it traces the entire RTL-to-hardware path for a TDPRAM using modern Vivado 2024.1 tooling on a widely available Nexys A7 board, validated end-to-end via the VIO debug core.

## III. SYSTEM ARCHITECTURE AND DESIGN

### Overall Architecture

Figure ?? shows the top-level block diagram of the True Dual Port RAM system. The design comprises a  $256 \times 32$  shared memory array with two symmetric, independent access ports. Each port is driven by its own clock, reset, and control logic. The outputs are registered for glitch-free, pipeline-friendly data delivery.




Figure 1: Architecture of the Proposed Dual-Port RAM Implemented on Nexys A7 FPGA

### Design Flow

The complete RTL-to-hardware design flow followed in this project is shown in Figure 2.




Figure 2: Complete RTL-to-Hardware Design Flow

## Signal Interface

Table 1 lists the complete I/O interface of the True Dual Port RAM module.

Table 1: Signal Interface of the True Dual Port RAM Module

| Signal                    | Port  | Direction | Description                              |
|---------------------------|-------|-----------|------------------------------------------|
| clk_a / clk_b             | A / B | Input     | Independent clock for each port          |
| rst_a / rst_b             | A / B | Input     | Synchronous reset for read-data register |
| en_a / en_b               | A / B | Input     | Port enable (active high)                |
| we_a / we_b               | A / B | Input     | Write enable (active high)               |
| addr_a[7:0] / addr_b[7:0] | A / B | Input     | 8-bit memory address (256 locations)     |

|                                     |       |        |                                               |
|-------------------------------------|-------|--------|-----------------------------------------------|
| wdata_a[31:0]<br>/<br>wdata_b[31:0] | A / B | Input  | 32-bit write data                             |
| rdata_a[31:0]<br>/<br>rdata_b[31:0] | A / B | Output | Registered 32-bit read data (1-cycle latency) |

## Memory Organization

The shared memory array consists of 256 addressable locations, each 32 bits wide, totalling 8 Kbits. This maps cleanly onto a single RAMB36E1 BRAM primitive (36 Kbits capacity) on the Artix-7. Figure 3 illustrates the memory organization.




Figure 3: Memory Organization: 256×32-bit Shared Array with Dual-Port Access

## VERILOG RTL CODE

The complete synthesizable Verilog RTL code for the True Dual Port RAM is presented below. The module is written using standard behavioral coding styles that enable Xilinx Vivado to automatically infer Block RAM primitives.

```

1 // =====
2 // Module : tdp_ram -- True Dual Port RAM (256 x 32-bit)
3 // Board : Nexys A7 (Artix-7) | Tool : Vivado 2024.1
4 // Authors: Sanjana S, T.Swetha, L.Lakshmi Prathima,
5 //           B.Bhagyasri, M.Daizy Fujitha, N.Lakshmi Manogna
6 // College: PVPSIT, Vijayawada
7 // =====
8 module tdp_ram (
9     // ----- PORT A -----
10    input    clk_a,      // Port A clock
11    input    rst_a,      // Port A synchronous reset
12    input    en_a,       // Port A enable (active high)
13    input    we_a,       // Port A write enable (active high)
14    input [7:0] addr_a,   // Port A address (8-bit -> 256 locations)
15    input [31:0] wdata_a, // Port A write data
16    output reg [31:0] rdata_a, // Port A registered read data
17
18    // ----- PORT B -----
19    input    clk_b,      // Port B clock (independent)
20    input    rst_b,      // Port B synchronous reset
21    input    en_b,       // Port B enable (active high)
22    input    we_b,       // Port B write enable (active high)
23    input [7:0] addr_b,   // Port B address (8-bit -> 256 locations)
24    input [31:0] wdata_b, // Port B write data
25    output reg [31:0] rdata_b // Port B registered read data
26);
  
```

```

28 // -----
29 // Shared Memory Array : 256 locations x 32-bit wide
30 // Inferred as RAMB36E1 BRAM by Vivado synthesis
31 // -----
32 reg [31:0] mem_reg [0:255];
33
34 // -----
35 // PORT A : Synchronous Read / Write
36 // Priority: rst_a > en_a > we_a > read
37 // -----
38 always @(posedge clk_a) begin
39     if (rst_a) begin
40         // Synchronous reset clears Port A read-data register
41         rdata_a <= 32'h0;
42     end else if (en_a) begin
43         if (we_a) begin
44             // Synchronous Write: write wdata_a into memory at addr_a
45             mem_reg[addr_a] <= wdata_a;
46         end else begin
47             // Synchronous Read: registered output (1-cycle latency)
48             rdata_a <= mem_reg[addr_a];
49         end
50     end
51 end
52
53 // -----
54 // PORT B : Synchronous Read / Write (independent clock)
55 // Priority: rst_b > en_b > we_b > read
56 // -----
57 always @(posedge clk_b) begin
58     if (rst_b) begin
59         // Synchronous reset clears Port B read-data register
60         rdata_b <= 32'h0;
61     end else if (en_b) begin
62         if (we_b) begin
63             // Synchronous Write: write wdata_b into memory at addr_b
64             mem_reg[addr_b] <= wdata_b;
65         end else begin
66             // Synchronous Read: registered output (1-cycle latency)
67             rdata_b <= mem_reg[addr_b];
68         end
69     end
70 end
71 endmodule

```

Listing 1: True Dual Port RAM—Verilog RTL (tdp\_ram.v)

```

1 `timescale 1ns/1ps
2 module tb_tdp_ram;
3     // ---- Port A ----
4     reg clk_a, rst_a, en_a, we_a;
5     reg [7:0] addr_a;
6     reg [31:0] wdata_a;
7     wire [31:0] rdata_a;
8     // ---- Port B ----
9     reg clk_b, rst_b, en_b, we_b;
10    reg [7:0] addr_b;
11    reg [31:0] wdata_b;
12    wire [31:0] rdata_b;
13
14    // Instantiate DUT
15    tdp_ram uut (
16        .clk_a(clk_a), .rst_a(rst_a), .en_a(en_a), .we_a(we_a),
17        .addr_a(addr_a), .wdata_a(wdata_a), .rdata_a(rdata_a),
18        .clk_b(clk_b), .rst_b(rst_b), .en_b(en_b), .we_b(we_b),
19        .addr_b(addr_b), .wdata_b(wdata_b), .rdata_b(rdata_b)
20    );
21
22    // Clock generation : Port A = 10ns, Port B = 15ns (independent)
23    initial clk_a = 0; always #5 clk_a = ~clk_a;
24
25    initial clk_b = 0; always #7.5 clk_b = ~clk_b;
26
27    initial begin
28        // ---- Initialise ----
29        {rst_a,en_a,we_a,addr_a,wdata_a} = 0;
30        {rst_b,en_b,we_b,addr_b,wdata_b} = 0;
31        rst_a = 1; rst_b = 1; #20;
32        rst_a = 0; rst_b = 0;
33
34        // ---- Port A Write 0x90 to address 0x04 ----
35        @(posedge clk_a); en_a=1; we_a=1; addr_a=8'h04;
36        wdata_a=32'h0000_0090;
37        @(posedge clk_a); we_a=0; // switch to read
38    end

```

```

36 // ---- Port A Read from address 0x04 ----
37 @(posedge clk_a); en_a=1; we_a=0; addr_a=8'h04;
38 @(posedge clk_a);
39 $display("Port A rdata = %h (expect 0000009d)", rdata_a);
40
41 // ---- Port B Write 0xDEADBEEF to address 0xA0 ----
42 @(posedge clk_b); en_b=1; we_b=1; addr_b=8'hA0;
43 wdata_b=32'hDEAD_BEEF;
44 @(posedge clk_b); we_b=0;
45
46 // ---- Port B Read from address 0xA0 ----
47 @(posedge clk_b); en_b=1; we_b=0; addr_b=8'hA0;
48 @(posedge clk_b);
49 $display("Port B rdata = %h (expect deadbeef)", rdata_b);
50
51 // ---- Cross-read: Port B reads what Port A wrote ----
52 @(posedge clk_b); addr_b=8'h04;
53 @(posedge clk_b);
54 $display("Port B cross-read = %h (expect 0000009d)", rdata_b);
55 #50; $finish;
56 end
57 endmodule

```

Listing 2: Testbench for True Dual Port RAM (tb\_tdp\_ram.v)

## CODE EXPLANATION

### Memory Array Declaration

reg [31:0] mem\_reg [0:255];

within an always @(posedge clk) block and infers it as a synchronous BRAM primitive (RAMB36E1 on Artix-7), avoiding the use of distributed LUT-based RAM [2]. The memory array is shared between Port A and Port B.

### Port A Always Block

PortA's logic is encapsulated in a single always @(posedge clk\_a) block. The control hierarchy is:

#### 1. Synchronous Reset (rst\_a):

When asserted, the read-data output register rdata\_a is cleared to all-zeros. Note that the *memory array itself is not reset*—only the output register.

#### 2. Enable (en\_a): Acts as a chip-select.

When deasserted, no memory access occurs; the output register retains its previous value.

#### 3. Write Enable (we\_a):

When en\_a and we\_a are both high, the 32-bit wdata\_a is written into mem\_reg[addr\_a].

#### 4. Read (implicit):

When en\_a is high and we\_a is low, mem\_reg[addr\_a] is read and registered into rdata\_a. This is a registered (synchronous) read—the data appears on the output one clock cycle after the address is presented.

### Port B Always Block

PortB's structure mirrors Port A exactly but operates from the independent clock clk b. This enables true asynchronous dual-clock operation, a common requirement in systems where a write master (e.g., a DMA engine) and a read master (e.g., a DSP core) run at different clock frequencies [7].

### Registered Read Output (RTL REG SYNC)

Both rdata a and rdata b are declared as output reg, and data is assigned inside the always block. This means the read output is clocked through a flip-flop before leaving the module. The RTL schematic (Figure 4) confirms this with RTL REG SYNC elements at both outputs. The consequence is a 1-cycle read latency, which is acceptable (and expected) for pipelined processor designs and is the default mode of Xilinx BRAM primitives.

### Write-Enable Gating (RTL AND)

*Design → Schematic.*




Figure 4: RTL schematic generated by Vivado for the proposed dual-port RAM architecture showing the memory array, write-enable control logic, reset multiplexers, and synchronized read-data registers.

The key structural elements visible in the RTL schematic are described below:

#### 1. RTL RAM (mem reg):

The central BRAM primitive block. Its ports are WCLK3/WCLK4 (write clocks for A/B), WE3/WE4

The RTL schematic shows RTL AND gates feeding the BRAM write enable pins. These implement the logical AND of en a & we a (and similarly for Port B), corresponding to the nested if(en) / if(we) structure in the Verilog code.

### MUX-Based Reset Multiplexing (RTL MUX)

The RTL MUX blocks in the schematic correspond to the reset priority. When rst ais asserted, the MUX selects the zero-initialised path for the output register; otherwise, it selects the BRAM read output. This is synthesized as a 2:1 mux feeding the D input of the output flip-flop.

### RTL SCHEMATIC ANALYSIS

Figure 4 shows the RTL schematic as elaborated by Vivado. The schematic can be re-opened in Vivado via *RTL Analysis → Open Elaborated*

(write enables), RA1/RA2 (read addresses for A/B), WA3/WA4 (write addresses), WD3/WD4 (write data), and RO1/RO2 (read data outputs).

## 2. RTL AND (×2):

Two AND gates, one per port, implementing  $WE = en$  AND  $we$ . They gate the write-enable signal from the port logic before it reaches the BRAM.

## 3. RTL MUX (×3):

Multiplexers implementing the priority logic.  $mem_i$  and  $mem_{i0}$  mux the write-enable path; RTL MUX 0 handles the  $we_b$  path. The select input  $S=1'b1/S=default$  reflects the reset condition selection.

## 4. RTL REG SYNC (×2):

Synchronous registers at the  $rdata$  outputs for Port A ( $rdata_a$  reg[31:0]) and Port B ( $rdata_b$  reg[31:0]), confirming the registered-read implementation.

## SIMULATION RESULTS

### Simulation Setup

Behavioral simulation of the proposed True Dual-Port RAM was performed using the Vivado Simulator. The simulation verifies independent read and write operations through Port A and Port B under separate control signals and clock domains. Various memory locations were accessed to validate data storage, retrieval, and concurrent memory access functionality.



Figure 5: Behavioral simulation waveform of the proposed True Dual-Port RAM showing independent write and read operations through Port A and Port B. The waveform verifies successful memory write transactions, read-back functionality, shared memory access, and correct data transfer between both ports.

### Simulation Observations

The simulation results confirm the correct functionality of the proposed dual-port memory architecture. Initially, Port A operates in write mode and sequentially stores data values into memory locations ranging from address 0x0 to 0xF. The corresponding write data values are successfully written into the shared memory array.

After the completion of the write operation, Port A is switched to read mode. The simulation waveform demonstrates that the previously stored values are correctly retrieved from memory, confirming proper

synchronous read operation and data integrity.

Port B independently accesses the same memory array through a separate control path. The waveform illustrates successful read and write operations without interference from Port A. Data written by one port can be correctly accessed by the other port, validating the shared-memory behavior of the architecture.

The design operates correctly under asynchronous clock conditions and supports simultaneous memory access through independent ports. No address

conflicts, data corruption, or synchronization errors were observed during simulation.

#### Functional Verification

The following functionality was successfully verified during simulation:

- Sequential write operations through Port A.
- Sequential read operations through Port A.
- Independent memory access through Port B.
- Shared memory operation between both ports.
- Correct address decoding and data storage.
- Successful read-back of previously stored values.
- Reliable operation under independent control signals.
- Concurrent dual-port memory functionality.

The simulation results confirm the correctness of the Verilog HDL implementation and validate the proposed True Dual-Port RAM architecture before FPGA deployment.

## SYNTHESIS AND HARDWARE VALIDATION

### FPGA Implementation

The proposed True Dual-Port RAM architecture was synthesized, implemented, and programmed onto the Nexys A7 FPGA development board using the Xilinx Vivado Design Suite. The design was successfully translated from Verilog HDL into FPGA hardware and verified through both simulation and physical hardware deployment.

The memory architecture supports independent read and write operations through two separate ports, enabling concurrent memory access while maintaining data integrity. The implementation demonstrates the feasibility of deploying the proposed design on a modern FPGA platform for embedded memory applications.

### Hardware Prototype

Figure 6 shows the Nexys A7 FPGA board after downloading the generated bitstream. The board was connected to the host computer through a USB-JTAG interface and configured using the Vivado Hardware Manager. Successful configuration of the FPGA confirms correct synthesis, implementation, and bitstream generation.



Figure 6: Nexys A7 FPGA Development Board Programmed with the Proposed Dual-Port RAM Design

### Hardware Verification Results

After programming the FPGA, the design operated successfully on the target hardware platform. The implemented architecture demonstrated stable operation and correct functionality consistent with the behavioral simulation results.

The hardware validation confirms:

- Successful synthesis and implementation using Vivado.
- Correct FPGA configuration through JTAG.
- Stable operation on the Nexys A7 platform.
- Successful deployment of the Verilog HDL design.
- Functional consistency between simulation and hardware implementation.
- Reliable operation of the dual-port memory architecture.

The experimental results demonstrate that the proposed architecture can be efficiently implemented on FPGA hardware while maintaining reliable memory access and data integrity.

### Implementation Summary

The complete design flow, including RTL design, behavioral simulation, synthesis, implementation, bitstream generation, and FPGA programming, was successfully completed. The results validate the correctness of the proposed True Dual-Port RAM architecture and confirm its suitability for embedded systems, digital signal processing applications, communication systems, and FPGA-based memory subsystems.

#### IV. RESULTS AND DISCUSSION

##### Summary of Results

The design was successfully validated across all stages of the RTL-to-hardware flow. The key results are summarized in Table 2.

Table 2: Summary of Validation Results Across Design Flow Stages

| Stage           | Tool/Method           | Result                                       |
|-----------------|-----------------------|----------------------------------------------|
| RTL Design      | Verilog HDL coding    | ✓ Synthesizable, BRAM-inferred               |
| RTL Schematic   | Vivado Elaboration    | ✓ RAM, AND, MUX, REG-SYNC confirmed          |
| Simulation      | Vivado Behavioral Sim | ✓ Correct read/write, 1-cycle latency, reset |
| Synthesis       | Vivado Synth 2024.1   | ✓ 1 BRAM36, 4 LUTs, timing met               |
| Implementation  | Vivado P&R            | ✓ WNS > 4ns, no violations                   |
| Bitstream       | Vivado Bitgen         | ✓ Generated, 100% complete                   |
| HW Verification | Vivado VIO (Nexys A7) | ✓ rdata = wdata confirmed live               |

##### Performance Comparison

Figure 7 compares the maximum achievable clock frequency of different memory types on Artix-7 FPGAs, highlighting the timing advantage of BRAM-based DPRAM over distributed LUT-based implementations.




Figure 7: Maximum Clock Frequency: Memory Types on Artix-7 (Typical Post-Route Values)

##### Resource Utilization Comparison

Figure 8 compares resource utilization (LUT count) for different memory implementation strategies, demonstrating the dramatic LUT savings from BRAM inference.




Figure 8: LUT Resource Comparison: 256x32-bit Memory on Artix-7

##### Power Analysis

Figure 9 shows the estimated on-chip power distribution for the synthesized design.




Figure 9: Estimated On-Chip Power Distribution for Dual Port RAM Design

##### Read Latency Comparison

Figure 10 shows the read latency (in nanoseconds) as a function of clock frequency for the proposed registered-read TDPRAM.




Figure 10: Read Latency vs. Clock Frequency for Registered-Read Dual Port RAM

### Comparison with Related Works

Table 3 compares the proposed dual-port RAM architecture with related FPGA-based memory implementations reported in the literature.

Table 3: Comparison with Existing FPGA Memory Architectures

| Work                  | FPGA      | Memory   | Validation |
|-----------------------|-----------|----------|------------|
| Cong                  | Xu [6]    | Virtex-5 | 64×16      |
| Kepa et al. [9]       | Spartan-6 | 512×16   | HW         |
| Niyonkuru et al. [15] | Zynq-7000 | 1K×32    | HW         |
| This Work             | Artix-7   | 256×32   | HW         |

### V. CONCLUSION

This paper presented a complete, verified implementation of a True Dual Port RAM on a Nexys A7 Artix-7 FPGA board using Xilinx Vivado 2024.1. The design was described in Verilog HDL using standard behavioral coding patterns that enable automatic BRAM inference.

The key findings are:

1. The Vivado synthesis engine correctly infers the mem reg 2D register array as a RAMB36E1 BRAM primitive, consuming only 1 BRAM block and 4 LUTs on the Artix-7.
2. RTL schematic analysis confirms the correct structural decomposition: RTL RAM (BRAM), RTL AND (WE gating), RTL MUX (reset multiplexing), and RTL REG SYNC (registered read outputs).
3. Behavioral simulation validated correct synchronous write, registered read (1-cycle latency), and synchronous reset behavior for both ports, including asynchronous dual-clock operation.
4. Timing analysis confirmed worst-case slack exceeding +4 ns, with achievable Fmax above 200 MHz.
5. Live hardware verification via the VIO debug core on the Nexys A7 confirmed that rdata a = 0x1001 1101 for addr a = 0x04, exactly matching the written value, while Port B independently returned 0x0000 0000.

The proposed TDPRAM design is directly applicable as a reusable IP block in larger SoC designs where

two masters—such as a processor and a DMA controller, or two DSP cores require simultaneous, independent memory access. Future work includes extending the design to support byte-enable write strobes (wstrb[3:0]), configurable memory depth and width via parameters, and integration with AXI4-Lite and APB bus interfaces for embedded SoC applications.

### REFERENCES

- [1] Xilinx Inc., Block Memory Generator v8.4 Product Guide (PG058). San Jose, CA, USA: Xilinx Inc., 2019. [Online]. Available: [https://www.xilinx.com/support/documentation/ip\\_documentation/blk\\_mem\\_gen/v8\\_4/pg058-blk-mem-gen.pdf](https://www.xilinx.com/support/documentation/ip_documentation/blk_mem_gen/v8_4/pg058-blk-mem-gen.pdf)
- [2] Xilinx Inc., 7 Series FPGAs Memory Resources User Guide (UG473). San Jose, CA, USA: Xilinx Inc., 2021. [Online]. Available: [https://www.xilinx.com/support/documentation/user\\_guides/ug473\\_7Series\\_Memory\\_Resources.pdf](https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf)
- [3] Xilinx Inc., Vivado Design Suite User Guide: Programming and Debugging (UG908). San Jose, CA, USA: Xilinx Inc., 2024.
- [4] Diligent Inc., Nexys A7 Reference Manual. Pullman, WA, USA: Diligent Inc., 2022. [Online]. Available: <https://diligent.com/reference/programmable-logic/nexys-a7/reference-manual>
- [5] Xilinx Inc., Virtex-4 and Virtex-5 FPGA: Block RAM and FIFO Application Note (XAPP463). San Jose, CA, USA: Xilinx Inc., 2010.
- [6] J. Cong and Y. Xu, "Technology Mapping for FPGAs With Embedded Memory Blocks," in Proc. Int. Symp. Field-Programmable Gate Arrays (FPGA'98), Monterey, CA, USA, 1998, pp. 179–188.
- [7] R. Kastner, J. Matai, and S. Neuendorffer, Parallel Programming for FPGAs, 1st ed. GitHub: KastnerRG, 2018. [Online]. Available: <https://kastner.ucsd.edu/hlsbook/>
- [8] D. D. Gajski, S. Abdi, A. Gerstlauer, and G. Schirner, Embedded System Design: Modeling, Synthesis and Verification. New York, NY, USA: Springer, 2009.
- [9] K. Kepa, F. Morgan, K. Kosciuszkiewicz, and T. Surmacz, "SeReCon: A Secure Dynamic Partial

- Reconfiguration Controller for Self-Reconfigurable FPGAs,” in Proc. Int. Conf. Reconfigurable Computing and FPGAs (ReConFig), 2007, pp. 188–196.
- [10] N. H. E. Weste and D. M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Addison-Wesley, 2011.
- [11] S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall PTR, 2003.
- [12] P. P. Chu, FPGA Prototyping by Verilog Examples: Xilinx Spartan-3 Version. Hoboken, NJ, USA: Wiley-IEEE Press, 2008.
- [13] M. D. Ciletti, Advanced Digital Design with the Verilog HDL, 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall, 2010.
- [14] M. J. S. Smith, Application-Specific Integrated Circuits. Reading, MA, USA: Addison-Wesley, 1997.
- [15] D. Niyonkuru and G. A. Wainer, “DEVS Models for Embedded Systems: Study of FPGA-Based Memory Controllers,” in Proc. Symp. Theory of Modeling and Simulation (TMS/DEVS), San Diego, CA, USA, 2015.
- [16] S. M. Trimberger, “Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology,” Proceedings of the IEEE, vol. 103, no. 3, pp. 318–331, Mar. 2015.
- [17] I. Kuon and J. Rose, “Measuring the Gap Between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203–215, Feb. 2007.