Performance Enhancement of 6T SRAM Using Stacked SRAM Architecture

Udaya Priya S[1], Poornima G[2]
[1] M. Tech Student, Department of Electronics and Communication Engineering, BMS College of Engineering, Bengaluru, Karnataka, India
[2] Professor, Department of Electronics and Communication Engineering, BMS College of Engineering, Bengaluru, Karnataka, India

Abstract—**Static Random Access Memory (SRAM) is an important block of the VLSI system, widely used for caches in modern computers, in microprocessors, digital signal processors and for several embedded applications owing to their high speed and relatively low access time. However, advancement of continuous scaled CMOS technology aggravates the inherent problems of conventional 6T SRAM cell. These problems are higher leakage power, reduced SNM, poor standby power and read/write stability which limit the usage of 6T SRAM cell particularly in mobile application or portable device where power efficiency is essential.**

This paper proposes the stacked 6T SRAM design that improve the performance of conventional 6T SRAM cells through usage of transistor stacking technique. In this work stack NMOS transistor are added in pull-down network to eliminate the sub-threshold leakage current by rising the effective threshold voltage and increasing the voltage across the OFF transistor. The proposed structure therefore results in low standby power. This architecture significantly improves the read and write stability and data retention. We have designed and simulate the proposed structure in CMOS technology and compared it with conventional 6T SRAM cell. We evaluated important parameter like average power, dynamic power, read/write delay and SNM of the cell for all operating points of temperature. Average power of conventional 6T SRAM cell reduces from 501.3mW to 71.3 mW with proposed stack SRAM design and similarly, average dynamic power from 408.8 mW to 52.9mW. The SNM of the conventional and the proposed 6T SRAM is achieved to 210mV and 315mV respectively, read delay is reduced to 0.47 ns and write delay is reduced to 0.52 ns.

Index Terms—**6T SRAM, Stacked SRAM, Leakage Reduction, Static Noise Margin (SNM), CMOS Technology, Low Power VLSI.**

I. INTRODUCTION

In modern VLSI systems, Static Random Access Memory (SRAM) occupies a significant portion of the total chip area and plays a crucial role in determining overall system performance. SRAM is extensively used in microprocessors, cache memories, digital signal processors, and portable electronic devices due to its high-speed operation, low access latency, and compatibility with CMOS technology. Among the various SRAM architectures, the conventional 6-Transistor (6T) SRAM cell remains the most widely adopted design because of its simple structure, compact area, and reliable functionality.

As semiconductor technology continues to scale into deep submicron and nanometer dimensions, SRAM cells face several design challenges, including increased leakage current, higher power consumption, reduced stability, and degraded noise margins. Leakage power has become one of the dominant contributors to total power dissipation because of reduced threshold voltages and shrinking transistor dimensions. These challenges are particularly critical in battery-operated and portable electronic devices, where energy efficiency and long battery life are essential requirements. In addition, process variations and reduced supply voltages further affect the reliability and robustness of SRAM cells.

The conventional 6T SRAM architecture also suffers from reduced Static Noise Margin (SNM) during read operations, which can lead to data instability and degraded memory reliability. Furthermore, write operations require stronger access transistors to successfully overwrite stored data, resulting in increased delay and power consumption. These

limitations significantly affect the overall performance and efficiency of modern SRAM-based systems.

To overcome these challenges, various leakage reduction techniques have been proposed, among which the transistor stacking technique has emerged as an effective and practical solution. The stacking technique involves connecting two or more transistors in series so that when they are simultaneously turned OFF, the intermediate node voltages increase, reducing the gate-to-source voltage (VGS) and drain-to-source voltage (VDS) across the transistors. This phenomenon increases the effective threshold voltage and significantly suppresses sub-threshold leakage current. Consequently, standby power dissipation is reduced without requiring additional control circuitry.

Motivated by these advantages, this paper proposes a stacked SRAM architecture for enhancing the performance of conventional 6T SRAM cells. The proposed design incorporates additional stacked NMOS transistors into the pull-down network to exploit the transistor stacking effect for leakage reduction. Besides lowering power consumption, the proposed architecture improves Static Noise Margin (SNM), enhances read and write stability, and increases overall memory reliability. Simulation results demonstrate that the proposed stacked SRAM architecture achieves significant improvements in power efficiency, stability, and delay performance, making it a suitable solution for low-power and high-performance VLSI memory applications.

The main contributions of this work are as follows:

1. Development of a stacked SRAM architecture for leakage power reduction.
2. Improvement of Static Noise Margin (SNM) and SRAM stability.
3. Performance comparison between conventional and stacked SRAM architectures.
4. Reduction in power consumption with enhanced operational reliability.

II. LITERATURE SURVEY

Prior research on SRAM architectures has extensively focused on improving power efficiency, stability, and performance in deep submicron CMOS technologies. Conventional 6T SRAM cells are widely adopted in cache memories and embedded systems because of their compact structure and high-speed operation. However, continuous technology scaling has introduced major challenges such as increased leakage current, reduced Static Noise Margin (SNM), process variations, and degraded read/write stability [1], [3]. These issues significantly affect the reliability and energy efficiency of SRAM-based systems, especially in low-power portable applications.

To address leakage power dissipation, several low-power design techniques have been proposed, including transistor sizing, multi-threshold CMOS (MTCMOS), body biasing, sleep transistors, and voltage scaling methods [2], [5]. Although these approaches effectively reduce leakage power, they often introduce trade-offs such as increased delay, additional area overhead, or reduced operational stability. In particular, voltage scaling techniques improve dynamic power efficiency but may degrade SNM and increase susceptibility to process variations in advanced CMOS nodes.

Among the various leakage reduction techniques, transistor stacking has emerged as one of the most effective approaches for minimizing sub-threshold leakage current in SRAM cells. The paper have shown that stacked transistor configurations reduce leakage by increasing the effective threshold voltage and decreasing drain-to-source voltage across OFF transistors [4], [6]. Researchers have also demonstrated that stacked SRAM architectures improve standby power dissipation and enhance data retention capability without requiring additional external control circuitry. However, some stacked designs suffer from increased propagation delay and larger silicon area due to the addition of extra transistors.

Recent research efforts have focused on optimizing SRAM performance while maintaining a balanced trade-off between power, speed, area, and stability. Advanced SRAM architectures based on FinFET and Carbon Nanotube Field Effect Transistor (CNFET) technologies have demonstrated improved leakage control and better SNM characteristics [7], [8]. Nevertheless, conventional CMOS-based stacked SRAM architectures remain attractive because of their design simplicity, lower fabrication complexity,

and compatibility with existing VLSI systems. Therefore, further optimization of stacked 6T SRAM architectures is essential for achieving high-performance and energy-efficient memory solutions suitable for next-generation low-power applications.

III. METHODOLOGY

The primary objective of this research is to improve the performance of the conventional 6T SRAM cell by reducing leakage power consumption and enhancing memory stability. As CMOS technology scales into nanometer dimensions, leakage current becomes a dominant source of power dissipation, while the reduction in supply voltage adversely affects Static Noise Margin (SNM) and overall reliability. To address these challenges, a stacked transistor-based SRAM architecture is proposed and evaluated. The methodology follows a systematic design approach consisting of architecture analysis, circuit modification, simulation, performance evaluation, and comparative analysis.

The traditional six-transistor (6T) SRAM cell is one of the most popular memory topologies used in the design of current VLSI systems, as its characteristics of high speed, very low access time and simplicity of CMOS structure enable effective operation in an ever shrinking device sizes. The 6T SRAM cell employs two CMOS cross-coupled inverters with six transistors in order to store one single bit data and two access transistors. The inverters create a bistable latching element while access transistors control connections to the internal storage nodes to the bit lines during read and write cycles respectively. The operation of this memory cell is governed by word line, while bit line and its complement are used to communicate with the cell and load the data.

The operation of this typical SRAM cell has been described under the following three operating modes:Standby, Read, Write operations. In the standby mode the word line is disabled so the cell continuously retains the data. The stored bit will be obtained at the end of read operation after enabling the word line after the pre-charged of the bit lines. For the write operation opposite values are applied at the bit line and the word line is enabled. The conventional SRAM cell despite providing efficient memory operations suffers from drawbacks when scaled through the CMOS technology. Shrinking transistor sizes of the conventional 6T cell contribute to larger leakage current, hence larger power consumption in standby, lower SNM, decreased read/write stability. Furthermore, it suffers from read/write reliability under the effect of process variations and decreased supply voltage levels. Hence, a need arise to reduce the leakage power without much compromise on the stability of the SRAM cell so the current conventional 6T SRAM cell has been simulated and analyzed as the reference cell to design the proposed stacked SRAM cell.

3.1 Proposed Stacked SRAM Architecture:

The stacked 6T SRAM architecture is an enhanced version of the conventional 6T SRAM cell designed to overcome the challenges of leakage power dissipation and reduced stability in scaled CMOS technologies. As transistor dimensions continue to shrink, sub-threshold leakage current becomes a major contributor to overall power consumption, particularly during standby operation. To address this issue, transistor stacking is employed as an effective leakage reduction technique. In the proposed architecture, additional NMOS transistors are connected in series with the pull-down network of the SRAM cell, creating a stacked transistor configuration. This arrangement suppresses leakage current by exploiting the stacking effect, thereby improving power efficiency without significantly affecting normal memory operations.

The fundamental principle behind the stacked SRAM architecture is that when multiple series-connected transistors are simultaneously turned OFF, the intermediate node voltages rise, causing a reduction in both gate-to-source voltage (VGS) and drain-to-source voltage (VDS) across the transistors. This phenomenon increases the effective threshold voltage and significantly reduces sub-threshold leakage current. Apart from lowering standby power consumption, the stacked configuration improves Static Noise Margin (SNM), enhances read and write stability, and provides better immunity against process variations. Consequently, the proposed stacked 6T SRAM architecture achieves a balanced trade-off between power consumption, speed, and reliability, making it highly suitable for low-power cache memories, embedded systems, Internet of Things (IoT) devices, and advanced VLSI

applications.



Feature	Conventional 6T SRAM	Stacked SRAM (Proposed)
Pull-down Network	Single NMOS (N1, N2)	Stacked NMOS (N1, N1s) and (N2, N2s)
Leakage Current	Higher ↑	Significantly Reduced ↓
Standby Power	Higher ↑	Lower ↓
Static Noise Margin (SNM)	Lower ↓	Higher ↑
Read Stability	Lower ↓	Improved ↑
Write Reliability	Lower ↓	Improved ↑
Area Overhead	Smaller	Slightly Higher (due to extra transistors)

Fig.3.1: Analysis between Conventional and Stacked SRAM

The figure presents a comparative analysis between the conventional 6T SRAM cell and the proposed stacked SRAM architecture. On the left side, the conventional 6T SRAM cell consists of six transistors, including two PMOS transistors (P1 and P2), two NMOS pull-down transistors (N1 and N2), and two access transistors (N3 and N4). The cross-coupled inverter structure formed by P1–N1 and P2–N2 stores one bit of data at the internal nodes Q and QB. Although this architecture provides high-speed operation and compact area, it suffers from increased leakage current during standby mode because the pull-down path contains only a single NMOS transistor. As CMOS technology scales down, this leakage current contributes significantly to power dissipation and reduces the overall energy efficiency of the memory cell.

The right side of the figure illustrates the proposed stacked SRAM architecture, where additional NMOS transistors (N1s and N2s) are connected in series with the pull-down transistors. This creates a transistor stacking effect that reduces sub-threshold leakage current when the transistors are in the OFF state. Due to the stacking effect, the intermediate node voltage increases, resulting in a reduction of gate-to-source voltage (VGS) and drain-to-source voltage (VDS), which effectively lowers leakage power consumption. As shown in the comparison table, the stacked SRAM architecture significantly reduces leakage current and standby power while improving Static Noise Margin (SNM), read stability, and write reliability. Although the addition of stacked transistors introduces a slight area overhead, the architecture provides substantial improvements in power efficiency and memory stability. Therefore, the proposed stacked SRAM design is more suitable for low-power VLSI applications,.

3.2 Leakage Reduction Mechanism in Stacked SRAM:

Leakage current is one of the major sources of power dissipation in nanometer CMOS technologies. In the conventional 6T SRAM cell, leakage occurs mainly due to:

- Sub-threshold conduction
- Gate oxide leakage
- Reverse bias junction leakage

The proposed stacked SRAM architecture suppresses leakage current using the transistor stacking effect. When two or more transistors connected in series are turned OFF simultaneously, the intermediate node voltage rises above ground potential. This reduces the gate-to-source voltage (VGS) and drain-to-source voltage (VDS) across each transistor.

The reduction in VGS and VDS increases the effective threshold voltage, thereby reducing leakage current exponentially. Consequently, the stacked SRAM architecture achieves lower standby power consumption compared to the conventional SRAM design.

3.3 Read and Write Stability Improvement:

One of the major limitations of conventional SRAM cells is reduced stability during read operations. During reading, internal storage nodes may experience voltage fluctuations, which can disturb stored data and reduce SNM.

The proposed stacked SRAM architecture improves stability by:

- Reducing voltage fluctuations at internal nodes
- Improving isolation between storage nodes and bit lines
- Enhancing node retention capability

Similarly, during write operations, optimized transistor sizing improves the ability to overwrite stored data efficiently without increasing excessive power consumption.
As a result, the proposed architecture provides:

- Improved read stability
- Enhanced write ability
- Higher Static Noise Margin (SNM)
- Better tolerance against process variations

3.4 Simulation Setup and Performance Evaluation:
The proposed stacked SRAM architecture was designed and simulated using CMOS technology tools under identical operating conditions for both conventional and proposed SRAM cells. The following performance parameters were analyzed:

• Power Consumption
Measurement of dynamic and standby power dissipation.

• Leakage Current
Evaluation of sub-threshold leakage reduction using transistor stacking.

• Read Delay
Time required to access stored data during read operation.

• Write Delay
Time required to overwrite existing data during write operation.

• Static Noise Margin (SNM)
Measurement of SRAM stability during read and standby conditions. Simulation results were compared with the conventional 6T SRAM architecture to evaluate the effectiveness of the proposed design.

3.4.1 Power Calculations

Power Calculation Formula

$$P_{avaa} = \int_{}^{T} Vdd.Idd(t)$$

Where:

- $VDD \rightarrow$ supply voltage (1.8 V)
- $IDD(t) \rightarrow$ instantaneous current
- T → total simulation time for one SRAM operation(1μs)

Power consumption is one of the most important performance parameters in SRAM design, especially in low-power VLSI applications. In CMOS-based SRAM cells, total power dissipation mainly consists of dynamic power and static power. Dynamic power is consumed during switching activities such as read and write operations, while static power is mainly caused by leakage currents in OFF transistors during standby mode. As CMOS technology scales into nanometer dimensions, leakage power becomes a dominant factor affecting overall SRAM efficiency. Therefore, reducing leakage current is essential for improving power efficiency and extending battery life in portable electronic devices.

In the proposed stacked SRAM architecture, transistor stacking techniques are used to suppress sub-threshold leakage current, thereby significantly reducing standby power dissipation. The average power consumption of the SRAM cell is calculated using the supply voltage and the current drawn during operation.

3.5 Static Noise Margin (SNM) Analysis
Static Noise Margin (SNM) is one of the most important parameters used to evaluate the stability of an SRAM cell. It represents the maximum noise voltage that the SRAM cell can tolerate without changing its stored data. In conventional 6T SRAM cells, SNM decreases significantly with technology scaling due to reduced supply voltage and increased process variations.

The proposed stacked SRAM architecture improves SNM by reducing voltage fluctuations at the internal

storage nodes. During read operations, the stacked transistors provide better isolation between the storage nodes and bit lines, thereby preventing accidental data flipping. This enhancement improves both read SNM and standby SNM.

The SNM of the SRAM cell is commonly determined using butterfly curve analysis. The side length of the largest square that can fit inside the butterfly curve represents the SNM value. Higher SNM indicates better cell stability and improved immunity against noise disturbances.

3.6 Delay Analysis

Delay is an important performance parameter in SRAM design because it determines the speed of memory access operations. SRAM delay mainly consists of read delay and write delay.

• Read Delay

Read delay is defined as the time required to sense the stored data from the SRAM cell after activation of the word line. In the proposed stacked SRAM architecture, optimized transistor sizing minimizes additional resistance introduced by transistor stacking, thereby maintaining acceptable read speed.

• Write Delay

Write delay represents the time required to overwrite previously stored data inside the SRAM cell. The proposed architecture improves write stability while maintaining low delay through proper balancing of access and pull-down transistor strengths.

The total delay can be expressed as:

$$T_{delay} = T_{read} + T_{write}$$

Where:

- Tread = Read access delay
- Twrite = Write access delay

Simulation results show that the proposed stacked SRAM architecture achieves improved delay performance compared to conventional SRAM designs operating under similar conditions.

IV RESULT ANALYSIS

The performance of the proposed stacked 6T SRAM architecture was evaluated through simulation and compared with the conventional 6T SRAM cell under identical operating conditions. The comparison was carried out using key performance metrics such as power consumption, Static Noise Margin (SNM), read and write delays, output voltage characteristics, switching delays, and bit-line charging times. The primary objective of this analysis is to assess the effectiveness of the transistor stacking technique in reducing leakage power while maintaining high-speed operation and memory stability. The simulation results demonstrate that the proposed stacked SRAM architecture significantly improves energy efficiency, enhances noise immunity, reduces delay, and provides more stable voltage characteristics compared to the conventional design. The detailed comparison of various performance parameters is presented in the following tables and discussed subsequently.

Table.4.1: Power Consumption Comparison

Parameter	Conventional 6T SRAM	Stacked	Improvement (%)
Average Power Consumption	501.3 mW	71.3mW	85.78% Reduction
Dynamic Power Consumption	408.8 mW	52.9mW	87.06% Reduction

Table 4.1 presents the comparison of average and dynamic power consumption between the conventional 6T SRAM and the proposed stacked 6T SRAM architecture. The simulation results indicate a significant reduction in power dissipation with the proposed design. The average power consumption decreases from 501.3 mW to 71.3 mW, achieving an 85.78% reduction, while the dynamic power consumption decreases from 408.8 mW to 52.9 mW, resulting in an 87.06% reduction. This improvement is primarily due to the transistor stacking effect, which suppresses sub-threshold leakage current by increasing the effective threshold voltage of the OFF transistors. Consequently, the proposed architecture offers superior energy efficiency and is highly suitable for low-power VLSI applications.

Table.4.2: Static Noise Margin Comparison

Parameter	Conventional 6T SRAM	Stacked 6T SRAM	Improvement (%)
Static Noise Margin (SNM)	210mV	315mV	50.00% Increase

Table 4.2 compares the Static Noise Margin (SNM) of the conventional and stacked SRAM architectures. The SNM increases from 210 mV in the conventional 6T SRAM cell to 315 mV in the stacked SRAM design, representing a 50% improvement. A higher SNM indicates better immunity against noise disturbances and process variations, thereby improving data retention capability and memory reliability. The enhancement in SNM is achieved through improved isolation of the internal storage nodes, which minimizes voltage fluctuations during read and standby operations.

Table.4.3: Delay Performance Comparison

Parameter	Conventional 6T SRAM	Stacked 6T SRAM	Improvement (%)
Read Delay	0.63ns	0.47ns	25.40% Reduction
Write Delay	0.71ns	0.52ns	26.76% Reduction

Table 4.3 shows the read and write delay performance of both SRAM architectures. The read delay decreases from 0.63 ns to 0.47 ns, while the write delay decreases from 0.71 ns to 0.52 ns. These improvements correspond to reductions of 25.40% and 26.76%, respectively. The reduction in delay demonstrates that the proposed stacked architecture not only reduces power consumption but also maintains efficient memory access speed. Optimized transistor sizing helps compensate for the additional resistance introduced by transistor stacking, thereby ensuring faster read and write operations.

Table.4.4: Output Voltage Comparison

Parameter	Conventional 6T SRAM	Stacked 6T SRAM	Improvement (%)
Q Voltage	1.78 V	1.80 V	1.12% Increase
QB Voltage	0.08 V	0.02 V	75.00% Reduction

Table 4 presents the output voltage levels at nodes Q and QB for both SRAM designs. The stacked SRAM architecture achieves a slightly higher logic HIGH voltage of 1.80 V at node Q compared to 1.78 V in the conventional design. Similarly, the logic LOW voltage at node QB decreases from 0.08 V to 0.02 V. These results indicate stronger logic levels and improved signal integrity. The enhanced voltage characteristics contribute to better noise immunity and more reliable memory operation.

Table.4.5: Switching Delay Comparison

Parameter	Conventional 6T SRAM	Stacked 6T SRAM	Improvement (%)
Q Switching Delay	0.42ns	0.31ns	26.19% Reduction
QB Switching Delay	0.45ns	0.33ns	26.67% Reduction

Table 5 compares the switching delays of the storage nodes Q and QB. The switching delay of node Q decreases from 0.42 ns to 0.31 ns, while the switching delay of node QB decreases from 0.45 ns to 0.33 ns. These improvements correspond to reductions of 26.19% and 26.67%, respectively. The faster switching response indicates improved transition characteristics within the SRAM cell, enabling quicker data storage and retrieval operations. This enhancement contributes to the overall speed improvement of the proposed memory architecture.

Table.4.6: Bit Line Charging Comparison

Parameter	Conventional 6T SRAM	Stacked 6T SRAM	Improvement (%)
BL Charging Time	0.51ns	0.39ns	23.53% Reduction
BLB Charging Time	0.49ns	0.36ns	26.53% Reduction

Table 6 shows the charging times of the bit lines BL and BLB. The charging time of BL decreases from 0.51 ns to 0.39 ns, while the charging time of BLB decreases from 0.49 ns to 0.36 ns. The reductions of 23.53% and 26.53%, respectively, indicate faster charging and discharging of the bit lines. Reduced charging time improves read and write efficiency by enabling quicker voltage development on the bit lines, thereby enhancing overall SRAM performance.

Table.4.7: Operating Condition Comparison

Parameter	Conventional 6T SRAM	Stacked 6T SRAM
Supply Voltage (VDD)	1.8 V	1.8 V
SRAM Architecture	Standard 6T Cell	Stacked 6T Cell
Additional Transistors	NO	YES
Leakage Reduction Technique	Not Applied	Transistor Stacking
Area Overhead	Low	Slightly Higher

Table 4.7 summarizes the architectural and operating differences between the conventional 6T SRAM and the proposed stacked SRAM design. Both architectures operate at the same supply voltage of 1.8 V, ensuring a fair comparison. The proposed design introduces additional stacked transistors to implement the leakage reduction mechanism. Although this results in a slight increase in circuit area, the architecture provides substantial improvements in power efficiency, memory stability, and operational reliability. Therefore, the stacked SRAM architecture offers a better trade-off between performance and power consumption for modern low-power memory applications.

V CONCLUSION

This paper presented a performance enhancement technique for conventional 6T SRAM by implementing a stacked SRAM architecture aimed at reducing leakage power and improving memory stability. As CMOS technology continues to scale into nanometer dimensions, leakage current and power dissipation have become major challenges in SRAM design. To address these issues, the proposed architecture incorporates transistor stacking in the pull-down network of the SRAM cell. The stacking technique effectively suppresses sub-threshold leakage current by increasing the effective threshold voltage of the OFF transistors and reducing the drain-to-source voltage across them. As a result, standby power consumption is significantly reduced without affecting the fundamental operation of the memory cell.

The proposed stacked SRAM architecture was designed and evaluated through simulation, and its performance was compared with that of the conventional 6T SRAM cell under identical operating conditions. The simulation results demonstrated substantial improvements in key performance parameters. The average power consumption was reduced from 501.3 mW to 71.3 mW, achieving an 85.78% reduction, while dynamic power consumption decreased from 408.8 mW to 52.9 mW, corresponding to an 87.06% reduction. In addition, the Static Noise Margin (SNM) improved from 210 mV to 315 mV, representing a 50% enhancement in memory stability and noise immunity. The read and write delays were also reduced by 25.40% and 26.76%, respectively, indicating faster memory access and improved operational efficiency. Furthermore, the proposed architecture exhibited better output voltage characteristics, reduced switching delays, and faster bit-line charging times, contributing to overall performance enhancement.

Although the introduction of additional stacked

transistors results in a slight increase in circuit area, the significant reduction in power consumption and improvement in stability outweigh this limitation. Therefore, the proposed stacked SRAM architecture offers an effective balance between power efficiency, speed, and reliability. The obtained results confirm that transistor stacking is a practical and efficient technique for developing low-power SRAM cells suitable for cache memories, embedded systems, IoT devices, portable electronics, and future energy-efficient VLSI applications. Future work may focus on implementing the design in advanced technology nodes and exploring further optimization techniques to enhance performance and scalability.

VI. FUTURE SCOPE

The future scope of the proposed stacked SRAM architecture includes several enhancements to improve its performance, scalability, and applicability in advanced VLSI systems. One important area is the implementation of the design using emerging technologies such as FinFET, CNFET, and Gate-All-Around FETs (GAAFETs), which can further reduce leakage current and improve SRAM stability in nanometer technologies. In addition, machine learning-based optimization techniques can be integrated for intelligent power management and adaptive stability enhancement under varying operating conditions. The architecture can also be implemented on FPGA and ASIC platforms for real-time hardware validation and optimization in low-power embedded systems.

Another promising direction is the development of higher-density and ultra-low-power SRAM arrays for applications such as cache memories, IoT devices, wearable electronics, and portable medical systems. The proposed design can be extended to multi-port SRAM architectures and high-speed memory systems to improve throughput and data access efficiency. Furthermore, integrating advanced error correction techniques and adaptive voltage scaling methods can enhance reliability and energy efficiency for future high-performance computing and AI-based applications.

REFERENCES

[1] T. Chou, C.-C. Chung, H.-C. Lin, and C.-W. Liu, “Cell Stability and Write Improvement of 2T (Footprint) Stacked SRAM,” in Proc. 2022 Int. Symp. on VLSI Technology, Systems and Applications (VLSI-TSA), 2022, doi: 10.1109/VLSI-TSA54299.2022.9771031.

[2] R. Gupta, M. Goyal, and S. Dasgupta, “Accurate Estimation of Data Retention Voltage (DRV) for a 6T SRAM Cell at 45 nm, 65 nm, and 130 nm Technology Nodes,” IETE Journal of Research, vol. 70, no. 4, pp. 4025–4036, 2023, doi: 10.1080/03772063.2023.2198991.

[3] U. H. Irin, S. Barua, M. M. Azmir, and T. Hassan, “Process Variation’s Effect on Various Threshold Voltage Assignments in 6T SRAM Designs Using 12nm FinFET Technology,” in Proc. IEEE 13th Annual Computing and Communication Workshop and Conference(CCWC),2023,doi:10.1109/CCWC57344.2023.1009930

[4] A. B. Hageraats et al., “A 7T-NDR Dual-Supply 28-nm FD-SOI Ultra-Low Power SRAM With 0.23-nW/kB Sleep Retention and 0.8 pJ/32b Access at 64 MHz,” IEEE Transactions on Circuits and Systems I, vol. 70, no. 3, pp. 1311–1323, 2023, doi: 10.1109/TCSI.2022.3230984.

[5] S. Kumar and P. Singh, “Reliable and Low Power Negative Capacitance Junctionless FinFET Based 6T SRAM Cell,” Integration, the VLSI Journal, vol. 88, pp. 313–319, 2023, doi: 10.1016/j.vlsi.2022.10.014.

[6] K. Shiba, M. Okada, A. Kosuge, M. Hamada, and T. Kuroda, “A 7-nm FinFET 1.2-TB/s/mm² 3D-Stacked SRAM Module With 0.7-pJ/b Inductive Coupling Interface,” IEEE Journal of Solid-State Circuits, vol. 58, no. 7, pp. 2075–2086, 2023, doi: 10.1109/JSSC.2022.3224421.

[7] S. Saha and A. Dutta, “Performance Investigation of Different Low Power SRAM Cell Topologies Using Stacked-Channel Tri-Gate Junctionless FinFET,” Microelectronics Journal, vol. 145, pp. 106122, 2024, doi: 10.1016/j.mejo.2024.106122.

[8] S. Thirugnanam, W. S. Lim, C. M. Prabhu, and A. K. Singh, “Energy-Efficient and Variability-Resilient 11T SRAM Design Using Data-Aware Read–Write Assist Technique,” Sensors, vol. 23, no. 11, pp. 5095, 2023, doi: 10.3390/s23115095.

[9] N. Kumari and V. Niranjan, “Low-Power 6T

SRAM Cell using 22nm CMOS Technology," Indian Journal of VLSI Design, vol. 2, no. 2, pp. 1–7, 2024, doi: 10.54105/ijvlsid.B1210.092222.

[10] G. Torrens, B. Alorda, C. Carmona, D. Malagon-Perianez, J. Segura, and S. A. Bota, "A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors," 2024.

[11] S. Shen, H. Xu, Y. Zhou, M. Ling, and W. Yu, "Ultra8T: A Sub-Threshold 8T SRAM with Leakage Detection," 2023.

[12] N. K. Dizabadi and C. E. Kaya, "A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells," 2026.

[13] A. Mema, S. Thomann, N. S. Dhakad, and H. Amrouch, "First Demonstration of 28 nm Fabricated FeFET-Based Nonvolatile 6T SRAM," 2026.

[14] H. Lee et al., "A 3-nm FinFET 27.6-Mbit/mm² Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range," IEEE Journal of Solid-State Circuits, vol. 59, no. 4, pp. 1225–1234, 2024, doi: 10.1109/JSSC.2024.3355447.

[15] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," Proceedings of the IEEE, vol. 91, no. 2, pp. 305–327, 2003.

[16] E. Seevinck, F. J. List, and J. Lohstroh, "Static-Noise Margin Analysis of MOS SRAM Cells," IEEE Journal of Solid-State Circuits, vol. 22, no. 5, pp. 748–754, 1987.

[17] B. H. Calhoun and A. Chandrakasan, "A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation," IEEE Journal of Solid-State Circuits, vol. 42, no. 3, pp. 680–688, 2007.

[18] A. Bhavnagarwala, X. Tang, and J. Meindl, "The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability," IEEE Journal of Solid-State Circuits, vol. 36, no. 4, pp. 658–665, 2001.

[19] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Pearson Education, 2003.

[20] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, 2nd ed. Cambridge University Press, 2009.