Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144170,
        author = {Hajari Manisha and Devendher kanoor and Gopi Kondra},
        title = {Design and Implementation of PRPG with Low Transition Test CompressionTechnique},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {3},
        number = {7},
        pages = {201-205},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144170},
        abstract = {This project describes a low-power (LP) programmable generator capable of producing pseudorandom test patterns with desired toggling levels and enhanced fault coverage gradient compared with the best-to-date built-in self-test (BIST)- based pseudorandom test pattern generators. It comprised of finite state machine LFSR driving a phase shifterand it allows the device to produce binary sequence with preselected toggling activity. Generator is automatically controlled providingeasy and precise tuning. Furthermore, this paper introduces a test compression method to avoid repeated pattern generation for testingthe same device. The main highlight of this paper is to reduce the test data volume and test data memory.The proposed LPPRPG is designed using Verilog HDL.

},
        keywords = {Built-In Self-Test (BIST), Circuit Under Test (CUT),PRPG, test data volume compression.},
        month = {},
        }