A Review on High Performance Architecture for Packet Classification for Secure Communication Network
Author(s):
Faraaz Ansar Siddiqui, Vaishnavi Joglekar , Somiya Pathan, Sunidhi Bopte, Rahil Khan
Keywords:
Packet classification, 5-tuple, Quality of services, latency, throughput.
Abstract
Packet Classification is a core function used in an internet router, firewall, network security and quality of services. Packet classification technique is very crucial since various unauthorized and malicious networks are being exposed to. For secure networking and avoiding unauthorized access, incoming packets flow based on predefined rules available in a classifier. Available software solutionís performance is not efficient for wire speed processing in high speed networks. To meet the line-card requirement and wire speed processing hardware solution is more efficient and secure than software solution. For implementing hardware architecture for wire speed processing different algorithms have been proposed. This paper presents review on different algorithm and technique used to implement packet classification architecture. High performance packet classification architecture can be implemented using Field programmable gate array (FPGA) and large number of rules can be stored using on-chip memory resource of FPGA.
Article Details
Unique Paper ID: 147517

Publication Volume & Issue: Volume 5, Issue 8

Page(s): 208 - 211
Article Preview & Download




Publish book

Recent Publication

Go To Issue



Call For Paper

Volume 6 Issue 2

Last Date 25 July 2019


About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:8200 61 5067
Email: editor@ijirt.org
Website: ijirt.org

Policies