Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{145207,
        author = {Veerraju kaki},
        title = {Low Power Area Efficient Full Adder Cell New Approach Using GDI Technique},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {7},
        pages = {722-725},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=145207},
        abstract = {An addition is a fundamental arithmetic operation which is used extensively in many very large-scale integration (VLSI) systems such as application-specific digital signal processing (DSP) and microprocessors. An adder determines the overall performance of the circuits in most of those systems. In this paper proposed a  low power  1-bit full adder cell with less number of transistors. The power dissipation and  area  using the new design are analysed and compared with those of other designs using tanner tool.  The results show that the proposed adder has both lower power consumption and  less area.},
        keywords = {Complementary Metal Oxide Semiconductor (CMOS), Digital Signal Processing (DSP), Gate Diffusion Input (GDI), Very Large Scale Integration (VLSI), Exclusive OR gate (XOR).},
        month = {},
        }