Author Login IJIRT Partner Network (IPN) Login

Design and Implementation of Run-time reconfigurable multi-precision FP multiplier

  • Unique Paper ID: 144666
  • Volume: 4
  • Issue: 2
  • PageNo: 29-34
  • Abstract:
  • Floating Point (FP) multiplication is used based on the need of the application and this work has showed the reconfigurable FP multiplier with six different modes. The different modes give different precision as the modes are divided based on the number of mantissa bits. The complex part of FP multiplication is the Mantissa multiplication that is done with the efficient use of both the Karatsuba and Urdhva algorithm. Here, we had targeted for the decrease in the delay and area and it has been achieved successfully with usage of simple carry select and save adders instead of the ripple carry adders. The fully fledged Double precision multiplier actually consumes more area and also delay is more, here we have reduced the delay by 47 percent approximately in comparison to the reference.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 4
  • Issue: 2
  • PageNo: 29-34

Design and Implementation of Run-time reconfigurable multi-precision FP multiplier

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry