Different Multipliers & its performance analysis in VLSI using VHDL
Author(s):
Sonal Prajapati
Keywords:
Array multiplier, parallel multiplier, propagation delay, VHDL, LUT, DSP block, utilization and twiddle f-actors
Abstract
Multiplier modules are common to many DSP applications. The fastest types of multipliers are parallel multipliers. Among these, the Array multiplier is the basic one. However, they suffer from more propagation delay. Hence, where regularity, high performance and low power are primary concerns, Booth multipliers tend to be the primary choice. Booth multipliers allow the operation on signed operands in 2's-complement which are derived from array multipliers where each bit in a partial product line an encoding scheme is used to determine whether the bit is positive, negative or zero. The Modified Booth algorithm achieves a major performance improvement through radix-4 encoding. In this algorithm each partial product line operates on 2 bits at a time, thereby reducing the total number of the partial products. This is particularly true for operands using 16 bits or more
Article Details
Unique Paper ID: 146264

Publication Volume & Issue: Volume 4, Issue 11

Page(s): 2028 - 2033
Article Preview & Download




Printed Issue

Go To Issue



Call For Paper

Volume 6 Issue 11

Last Date 25 June 2018


About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:704 821 9843
Email: editor@ijirt.org
Website: ijirt.org

Policies