AN EFFICIENT MULTIPLIER BASED ON SHIFT AND ADD ARCHITECTURE

AN EFFICIENT MULTIPLIER BASED ON SHIFT AND ADD ARCHITECTURE
Author(s):
S.V. PAVAN KALYAN, K. NAGA SANKAR REDDY
Keywords:

Abstract
In this paper, a low-power shape known as skip zero, feed A immediately (BZ-FAD) for shift-and-add multipliers is planned. The architecture appreciably lowers the switching pastime of traditional multipliers. The modifications to the multiplier that increases through contain the elimination of the transferring the sign in, direct feeding off to the adder, avoiding the adder every time feasible, by means of a ring oppose in place of a binary counter and taking away of the incomplete product shift. The architecture creates utilize of a low-energy ring oppose planned on this paintings. Simulation outcomes for 32-bit radix-2 multipliers display that the BZ-FAD structure lowers the entire switching hobby up to seventy six% and electricity intake to the extent that 30% while as evaluated to the predictable structure. The proposed multiplier may low-power programs that rate which were not primary layout parameter.
Article Details
Unique Paper ID: 147166 Publication Volume & Issue: Volume 5, Issue 5 Page(s): 96 - 101
Article Preview & Download

Share This Article

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org