Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{148349,
        author = {Dr. S. S. Limaye and Dr. Hema Kale},
        title = {UART Transmitter Experiment in FPGA},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {6},
        number = {1},
        pages = {392-395},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=148349},
        abstract = {Universal Asynchronous Receiver Transmitter (UART) is a very commonly used device in microprocessors. But implementing it in VHDL is not an easy task for students. This paper proposes a simple way of implementation by using set-ups available in the college labs. From faculty point of view, it will help them to encourage lab research in VHDL for exploring students’ knowledge. Here UART is developed using FPGA. The specifications are: UART should continuously read a byte from the DIP switches and serially transmit it on the SDO (Serial Data Output) line as long as a pushbutton is pressed and the baud rate should be maintained constant as specified. Testing is done in two parts, first simulation of the circuit is carried out using  Xilinx ISE package and then Hardware testing is done on Spartan III FPGA kit (Basys)},
        keywords = {UART, DIP, VHDL, FPGA, SDO, ISE},
        month = {},
        }