UART Transmitter Experiment in FPGA
Author(s):
Dr. S. S. Limaye, Dr. Hema Kale
Keywords:
UART, DIP, VHDL, FPGA, SDO, ISE
Abstract
Universal Asynchronous Receiver Transmitter (UART) is a very commonly used device in microprocessors. But implementing it in VHDL is not an easy task for students. This paper proposes a simple way of implementation by using set-ups available in the college labs. From faculty point of view, it will help them to encourage lab research in VHDL for exploring students’ knowledge. Here UART is developed using FPGA. The specifications are: UART should continuously read a byte from the DIP switches and serially transmit it on the SDO (Serial Data Output) line as long as a pushbutton is pressed and the baud rate should be maintained constant as specified. Testing is done in two parts, first simulation of the circuit is carried out using Xilinx ISE package and then Hardware testing is done on Spartan III FPGA kit (Basys)
Article Details
Unique Paper ID: 148349

Publication Volume & Issue: Volume 6, Issue 1

Page(s): 392 - 395
Article Preview & Download




Printed Issue

Go To Issue



Call For Paper

Volume 6 Issue 11

Last Date 25 June 2018


About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:704 821 9843
Email: editor@ijirt.org
Website: ijirt.org

Policies