Author Login IJIRT Partner Network (IPN) Login

UART Transmitter Experiment in FPGA

  • Unique Paper ID: 148349
  • Volume: 6
  • Issue: 1
  • PageNo: 392-395
  • Abstract:
  • Universal Asynchronous Receiver Transmitter (UART) is a very commonly used device in microprocessors. But implementing it in VHDL is not an easy task for students. This paper proposes a simple way of implementation by using set-ups available in the college labs. From faculty point of view, it will help them to encourage lab research in VHDL for exploring students’ knowledge. Here UART is developed using FPGA. The specifications are: UART should continuously read a byte from the DIP switches and serially transmit it on the SDO (Serial Data Output) line as long as a pushbutton is pressed and the baud rate should be maintained constant as specified. Testing is done in two parts, first simulation of the circuit is carried out using Xilinx ISE package and then Hardware testing is done on Spartan III FPGA kit (Basys)
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 6
  • Issue: 1
  • PageNo: 392-395

UART Transmitter Experiment in FPGA

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry