LEAKAGE CURRENT CONTROL USING FULL ADDER
Author(s):
VINAYKUMAR ANKIREDDY, SREEKANTH BAIRAGONI
Keywords:
Cmos, Fulladder, Leakage Current, Pmos, Nmos
Abstract
The commonly used leakage power suppression technique in integrated circuits is power/grounded gating techniques which is also known as multi-threshold CMOS technique. When an MTCMOS circuit block transitions from sleep mode to active mode, there will be production of significant power and ground distribution network noise. Mainly, by using full adders, the calculation of leakage current are made easy. By separating the functionality of a circuit into independent, interchangeable modules, it is necessary to executes only one aspect of desired functionality. This improves dynamic nature of design in real time applications. It makes easier for fault detection and malfunctioning of in circuit.
Article Details
Unique Paper ID: 144115

Publication Volume & Issue: Volume 3, Issue 6

Page(s): 121 - 125
Article Preview & Download


Share This Article

Conference Alert

NCSST-2021

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2021

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2021

Go To Issue



Call For Paper

Volume 8 Issue 4

Last Date 25 September 2021

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:6351679790
Email: editor@ijirt.org
Website: ijirt.org

Policies