An optimal approach of Priority Encoding based Reversible Comparators
D.Ashwini, D.Srikar, Gopi Kondra
Reversible logic, comparators, priority encoding, quantum cost, delay, logic depth.
Lowering energy dissipation is the excellent goal in the world of VLSI circuit design. Traditional logic dissipates extrapower by dropping bits of information whereas reversibility recovers bit loss from the designated input-output mapping. Accordinglyreversible logic has turn out to be immensely trendy study subject and its applications have spread in various technologies. Comparators are a key aspect in most digital systems. In this paper we propose two new reversible comparator designs based on the suggestion of priority encoding. The designs consist of most of the time the Toffoli gates with each positive and negative control lines. The designs are optimized to reduce the quantum cost and delay. The proposed designs offer more growth in delay over the existing serial comparator and the equation based comparator. We also suggest modifications to the prevailing serial comparator and the equation based comparator for optimized performance.
Article Details
Unique Paper ID: 144171

Publication Volume & Issue: Volume 3, Issue 7

Page(s): 206 - 210
Article Preview & Download

Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 11 Issue 1

Last Date for paper submitting for Latest Issue is 25 June 2024

About Us enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on

Social Media

Google Verified Reviews