Author Login IJIRT Partner Network (IPN) Login

Design and Implementation of Zynq-Based Reconfigurable System for JPEG 2000 Compression

  • Unique Paper ID: 144830
  • Volume: 4
  • Issue: 5
  • PageNo: 14-17
  • Abstract:
  • This paper proposes design and implementation of area efficient Zynq-based self-reconfigurable system to perform jpeg 2000 compression, due to more complexity of jpeg 2000, hardware implementation on reconfigurable hardware fabric is needed. Here, we are proposed an embedded system named as zynq system which utilizes the filter bit streams for image compression. In the zynq there are two major parts processing system and programmable logic. The programmable logic means FPGA. FPGA is the reconfigurable system in which the compression filter bit streams are designed to perform jpeg 2000 compression. Here we used zynq-7010 ARM cortex- A9 series processor system, using Xilinx platform. The partial bit stream of 2-D DWT is created in SDK tool and then the FPGA is programmed for our required image compression. The results of accuracy and hardware components used are calculated.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 4
  • Issue: 5
  • PageNo: 14-17

Design and Implementation of Zynq-Based Reconfigurable System for JPEG 2000 Compression

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry