Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{144830,
        author = {Mandapati Anil kumar and Y.Amar Babu},
        title = {Design and Implementation of Zynq-Based  Reconfigurable System for JPEG 2000 Compression},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {5},
        pages = {14-17},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=144830},
        abstract = {This paper proposes design and implementation of area efficient Zynq-based self-reconfigurable system to perform jpeg 2000 compression, due to more complexity of jpeg 2000, hardware implementation on reconfigurable hardware fabric is needed. Here, we are proposed an embedded system named as zynq system which utilizes the filter bit streams for image compression. In the zynq there are two major parts processing system and programmable logic. The programmable logic means FPGA. FPGA is the reconfigurable system in which the compression filter bit streams are designed to perform jpeg 2000 compression. Here we used zynq-7010 ARM cortex- A9 series processor system, using Xilinx platform. The partial bit stream of 2-D DWT is created in SDK tool and then the FPGA is programmed for our required image compression. The results of accuracy and hardware components used are calculated.},
        keywords = {Zynq, JPEG Compression},
        month = {},
        }