Author Login IJIRT Partner Network (IPN) Login

Design and Implementation of Efficient Floating Point Butter-fly Architecture for Digital Signal Processing

  • Unique Paper ID: 146179
  • Volume: 4
  • Issue: 11
  • PageNo: 2000-2008
  • Abstract:
  • Recently Floating point FFT processor have gained tremendous applications like Radar signal processing, Fast convolution, Spectrum estimation and OFDM based modulators/demodulators. Efficient VLSI based architectures are required for real time signal processing applications. Most of the systems employ DSP processor for these types of computations. The complexity of designing and implementation of Floating-point FFT processor on FPGA is tedious process. It requires large no.of multiply accumulate units to process large number of sampled date. The complex multipliers used in the processor are realized with shift-and-add operations. In this paper we proposed an efficient floating point multiplier and adder to avoid the complexity of designing on VLSI FPGA. The proposed method gives qualitative and quantitative results of 23.87% improvement in delay, 12.50% reduction in power consumption and it requires 29.97% of CPU execution time over the existing methods.
email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 4
  • Issue: 11
  • PageNo: 2000-2008

Design and Implementation of Efficient Floating Point Butter-fly Architecture for Digital Signal Processing

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry