Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{146179,
        author = {M.PRASAD RAO and K.CHINNA MALLA REDDY},
        title = {Design and Implementation of Efficient Floating Point Butter-fly Architecture for Digital Signal Processing },
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {4},
        number = {11},
        pages = {2000-2008},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=146179},
        abstract = {Recently Floating point FFT processor have gained tremendous applications  like Radar signal processing, Fast convolution, Spectrum estimation and OFDM based modulators/demodulators. Efficient VLSI based architectures are required for real time signal processing applications.  Most of the systems employ DSP processor for these types of computations. The complexity of designing and implementation of Floating-point FFT processor on FPGA is tedious process. It requires large no.of multiply accumulate units to process large number of sampled date. The complex multipliers used in the processor are realized with shift-and-add operations. In this paper we proposed an efficient floating point multiplier and adder to avoid the complexity of designing on VLSI FPGA. The proposed method gives qualitative and quantitative results of 23.87% improvement in delay, 12.50% reduction in power consumption and it requires 29.97% of CPU execution time over the existing methods.},
        keywords = {FFT Processor, Butterfly unit, DSP, FPGA, VLSI Design.},
        month = {},
        }