Author Login IJIRT Partner Network (IPN) Login

POWER OPTIMIZATION DESIGN TECHNIQUES FOR FPGA

  • Unique Paper ID: 146266
  • Volume: 4
  • Issue: 12
  • PageNo: 72-74
  • Abstract:
  • A variety of factors – from the micro to the macro, from conserving battery life to lessening global warming – has pushed power conservation rapidly up the list of system designers’ concerns. Engineers have ranked power consumption first in recent surveys on key design priorities or as a close second next to performance, density, and cost.FPGAs present unique challenges when it comes to power consumption. Armed with a good understanding of these challenges and new technology, techniques, and tools to meet them, system designers can realize the advantages of an FPGA-based portable system deployment. This is increasingly crucial as FPGAs are depended on more and more to provide flexibility and fast time to market in an expanding universe of applications.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 4
  • Issue: 12
  • PageNo: 72-74

POWER OPTIMIZATION DESIGN TECHNIQUES FOR FPGA

Related Articles

27 Apr, 2018

Different Multipliers & its performance analysis in VLSI using VHDL

Read More
Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry