Author Login IJIRT Partner Network (IPN) Login

REDUCTION OF POWER CONSUMPTION USING GROUP CLOCK GATED FLIPFLOP ARRAY

  • Unique Paper ID: 146739
  • Volume: 5
  • Issue: 1
  • PageNo: 697-702
  • Abstract:
  • In real time processors, main part of power dissipation occurs due to dynamic power consumption. Clock gating is used to avoid unwanted switching activity but it causes area and power overheads due to extra logic gates. To avoid overheads, it needs a clock grouping technique to group a several FFs driving by a same clock signal but it will not give a complete solution. Clock gated multi bit flip flop will give efficient result in terms of area and power. In multi bit flip flop, clock generation logic for slave nodes will be same; hence it will reduce the number of logic gate required for flip flop. Clock grouping will be done based on the position of bits and each group has a single multi bit flip flop. A common data driven clock gating logic is added to each group to reduce the power consumption.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 5
  • Issue: 1
  • PageNo: 697-702

REDUCTION OF POWER CONSUMPTION USING GROUP CLOCK GATED FLIPFLOP ARRAY

Related Articles

21 Jun, 2018

DATA ACQUISITION SYSTEM FOR ENVIRONMENTAL MONITORING

Read More
Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry