IMPLEMENTATION OF COST-EFFECTIVE SELF-HEALING APPROACH FOR RELIABLE HARDWARE SYSTEMS

S.G. NIVEDITHA; NELAM NAGARAJA KUMARI

IMPLEMENTATION OF COST-EFFECTIVE SELF-HEALING APPROACH FOR RELIABLE HARDWARE SYSTEMS

Authors: S.G. NIVEDITHA, NELAM NAGARAJA KUMARI

Unique Paper ID: 147974
Volume: 5
Issue: 11
PageNo: 514-519

Keywords: Memory BIST Address Generation ALU-based implementation

Abstract:
The advance of sub-micron technology has resulted in the adversity of VLSI testing. Analysis and architecture for testability are accustomed today as analytical to an acknowledged design. Field Programmable Gate Arrays (FPGAs) accept been acclimated in abounding areas of agenda design. Because FPGAs are reprogrammable, faults can be calmly adequate already accountability sites are located. This cardboard presents a new able self-healing arrangement that achieves 100% accountability advantage with low breadth overhead, and after any modification of the ambit beneath analysis (CUT) as 64-bit ALU, i.e., no analysis point insertion. Effective Self-Healing Approach for Reliable Hardware Systems. The proposed self-healing approach is applied to investigate for existing cell based and extension ALU array. Self-healing system components which observe not only potential problems but can also take steps to continue operation under

Download article

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 5
Issue: 11
PageNo: 514-519

IMPLEMENTATION OF COST-EFFECTIVE SELF-HEALING APPROACH FOR RELIABLE HARDWARE SYSTEMS

Available:https://ijirt.org/Article?manuscript=147974

30 Jul, 2019

A VLSI DESIGN OF LTE TURBO ENCODER-DECODER WITH RADIX 4 ACS ARCHITECTURE

11 Feb, 2019

Secure Key-composite Cryptosystems through scatter Aggregate Keys for Global secured data

31 Dec, 2018

DESIGN AND ANALYSIS OF A HEAVY VEHICLE LEAF SPRING FOR THE MATERIAL GLASSES CARBON COMPOSITE

31 Dec, 2018

DESIGN AND COUPLE FIELD ANALYSIS OF EXHAUST MANIFOLD

31 Dec, 2018

DESIGN AND THERMAL ANALYSIS OF TURBINE BLADE OFTURBOJET ENGINE

01 Dec, 2018

DESIGN LOW LATENCY-POWER ADDERS USING REVERSABLE LOGIC

01 Dec, 2018

IMPLEMENTATION OF QUANTUM-DOT CELLULAR AUTOMATA BASED EFFICIENT N-BIT BCD ADDERS

01 Dec, 2018

DESIGN OF ERROR TOLEARENT NETWORK ON CHIP BASED CDMA COMMUNICATION SYSTEM

04 Oct, 2018

DESIGN AND SYNTHESIS OF HIGH SPEED LOW POWER MODULAR ADDERS BASED ON USING REVERSIBLE LOGIC

27 Sep, 2018

A NEW FUZZY CONTROL STRATEGY OF SWITCHING REGULATORS FOR FUEL-CELL POWER APPLICATIONS

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry