HIGH THROUGHPUT AND DENSITY OPTIMIZED EFFICIENT MULTI OPERAND ADDER
Author(s):
Vannekuti Jahnavi, Dr.U.Yedukondalu
Keywords:
Parallel Prefix, Brent – Kung, Carry save addition, pre-compute bitwise addition followed by carry prefix, Carry skip addition.
Abstract
Basic mathematical operations like addition subtraction, multiplication and division operations are performed by many digital devices including microprocessors and digital signal processors. Even used for complicated calculations very efficiently. Here an efficient adder circuit is implemented that revolves around reducing the cost to propagate the carry among consecutive bit positions. Consequently, a novel high speed area efficient adder architecture is implemented using bitwise pre-calculations that followed by carry prefix logic to perform three operand binary addition that utilizes less area, power, and delay. Additionally, this article enhances uses modified carry bypass adder for reducing density and latency limitations. This also modifies carry skip adder that presents a simple and low complicated carry skip logic for reducing parameters limitations.
Article Details
Unique Paper ID: 155744

Publication Volume & Issue: Volume 9, Issue 2

Page(s): 1835 - 1839
Article Preview & Download


Share This Article

Conference Alert

NCSST-2023

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2023

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2023

Go To Issue



Call For Paper

Volume 10 Issue 1

Last Date for paper submitting for March Issue is 25 June 2023

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews