DESIGN OF POWER AND AREA OF EFFICIENT APPROXIMATE MULTIPLIERS

DESIGN OF POWER AND AREA OF EFFICIENT APPROXIMATE MULTIPLIERS
Author(s):
S. JAYA SIMHA KUMAR, P. SANDHYA RANI
Keywords:
Introduction, Multipliers, Previous works, Proposed multiplier designs, Experimental results, Conclusion
Abstract
Energy consumption has become one of the most critical design challenges in integrated circuit design. Arithmetic computing circuits, in particular array-based arithmetic computing circuits such as adders, multipliers, squarer’s, have been widely used. Hence, reduction of energy consumption of array- based arithmetic computing circuits is an important design consideration. To this end, designing low-power arithmetic circuits by intelligently trading off processing precision for energy saving in error-resilient applications such as DSP, machine learning and neuromorphic circuits provides a promising solution to the energy dissipation challenge of such systems. To solve the chip’s energy problem, especially for those applications with inherent error resilience, array-based approximate Multipliers circuits (AAMC) circuits that produce errors while having improved energy efficiency have been proposed.
Article Details
Unique Paper ID: 157533 Publication Volume & Issue: Volume 9, Issue 7 Page(s): 474 - 478
Article Preview & Download

Share This Article

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org