DESIGN AND IMPLEMENTATION OF I2C SINGLE MASTER ON FPGA USING VERILOG
Author(s):
Dr. G. Bhoopal Rao, G. Soumya, M. Nagul Meer, K. Sai Kumar
Keywords:
I2C, Serial Communication, SDA, SCL, UART
Abstract
Design of the I2C single master, consists of a bidirectional data line, serial data line (SDA), and serial clock line. The protocol presented may accommodate several masters. The I2C serial bus, which has two wires and is bidirectional, enables rapid device-to-device communication without compromising data integrity. It is a quick and efficient method of sending data between devices. Other bus protocols require extra pins and signals to link devices, whereas it can operate a network of device chips using just two general-purpose I/O pins. It only requires two lines for communication with two or more chips. Model SIM is used to duplicate the entire Verilog-written module in a smaller number of I2C devices. The strength of the I2C protocol is in its innate ability to employ chip addressing, which makes it simple to add new components to the bus.
Article Details
Unique Paper ID: 160766

Publication Volume & Issue: Volume 10, Issue 1

Page(s): 1222 - 1226
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 11 Issue 1

Last Date for paper submitting for Latest Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews