Design of soc external attack detection and classification system

Design of soc external attack detection and classification system
Author(s):
K.Sunitha, S.Saranya
Keywords:
Backside metal wirings, cryptography, electromagnetic (EM) attack, hardware security, laser fault injection attack, on-chip monitoring, power delivery network, side-channel attack, Si substrate attack
Abstract
In a real-world application context, hostile efforts on integrated circuit (IC) chips pose a threat to secure hardware systems. The vertical integration of systems, circuits, and packaging technologies is covered in this article along with overviews of physical assaults on cryptographic circuits, related weaknesses in an IC chip, and protection strategies. On-chip monitoring circuit design techniques to detect attacker attempts are described and put to the test using Si demonstrators. For safe IC chips, physical structures are investigated in order to create defences against multimodal side-channel attacks. In order to achieve avoidance, detection, and resilience against electromagnetic and laser attacks, the frontside complementary metal-oxide semiconductor (CMOS) circuits of a Si substrate are integrated with its backside buried metal (BBM) wirings
Article Details
Unique Paper ID: 161241 Publication Volume & Issue: Volume 10, Issue 2 Page(s): 1001 - 1007
Article Preview & Download

Share This Article

NCSST-2023

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2023

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2023

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org