Author Login IJIRT Partner Network (IPN) Login

DEVELOPMENT OF AREA-EFFICIENT USING ENCODER DECODER AND EDC FOR 5G LDPC CODES

  • Unique Paper ID: 161302
  • Volume: 10
  • Issue: 3
  • PageNo: 247-253
  • Abstract:
  • The fifth-generation (5G) new radio has used the low-density parity-check (LDPC) code as a highly promising error-correction code as the channel coding scheme. However, designing a high-performance decoder for 5G LDPC codes is extremely difficult since their intrinsic multiple degree-1 variable-nodes are prone to error. The problem is handled elegantly in this study by introducing a low-complexity check-node update algorithm, which considerably improves the dependability of check-to-variable messages. By implementing the proposed column degree modification approach, our decoder might outperform existing ones by 0.4dB. This research also provides an efficient 5G LDPC decoder design. Layer merging, split storage mechanism, and selective-shift structure are presented to benefit the special structure of 5G LDPC codes, allowing for a considerable decrease in decoding latency and area consumption. The results of implementation using 90-nm CMOS technology show that the suggested decoder architecture achieves an outstanding gain in throughput-to-area ratio, up to 173.3% when compared to traditional design.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 10
  • Issue: 3
  • PageNo: 247-253

DEVELOPMENT OF AREA-EFFICIENT USING ENCODER DECODER AND EDC FOR 5G LDPC CODES

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry