Author Login IJIRT Partner Network (IPN) Login

IMPLEMENTATION OF FPGA-BASED TERNARY CONTENT ADDRESSABLE MEMORY UPDATING MECHANISM BASED ON REVERSIBLE LOGIC

  • Unique Paper ID: 161634
  • Volume: 10
  • Issue: 5
  • PageNo: 237-245
  • Abstract:
  • The primary aim of this conceptualization is to devise a highly effective updating mechanism for TCAM (Ternary Content-Addressable Memory). Within this project, we introduce two innovative mechanisms for enhancing FPGA-based TCAMs: the first is an expedited MUX-Update mechanism, while the second is a cost-efficient LUT-Update mechanism. We have developed a 64*36 Gate-Area Effective TCAM for experimental purposes. The MUX-Update mechanism delivers a remarkably swift update latency of W+1 clock cycles, all while utilizing a mere trio of Input/Output (I/O) pins. Meanwhile, the LUT-Update mechanism consistently maintains a low and predictable update latency of just 2 clock cycles, regardless of the TCAM's size, accomplished through the utilization of W I/O pins. Furthermore, to expand upon this concept, we have introduced a novel de-multiplexer design based on reversible gates, aimed at mitigating power constraints.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 10
  • Issue: 5
  • PageNo: 237-245

IMPLEMENTATION OF FPGA-BASED TERNARY CONTENT ADDRESSABLE MEMORY UPDATING MECHANISM BASED ON REVERSIBLE LOGIC

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry