Author Login IJIRT Partner Network (IPN) Login

An Energy Efficient Conditional Boosting Flip -Flop For High Performance Sense Amplification Applications

  • Unique Paper ID: 180736
  • Volume: 12
  • Issue: 1
  • PageNo: 2002-2008
  • Abstract:
  • One of the major challenges in modern VLSI design is power consumption, right up there with space and performance. Digital systems rely on the flip-flop. In sub-threshold operation, we examine and contrast four different flip- flop topologies: IP-DCO, MHLFF, CPSFF, and CPFF. Both pulse-triggered and conditional approaches are included in these topologies. Very low power consumption applications are now within reach, thanks to sub threshold technology. One advantage of this technique is that it decreases the number of power-hungry flip-flops. Compared to a strong inversion circuit, a sub threshold circuit consumes less power while running at the same frequency. Tanner uses 18nm technology in cmos for design. We test the flip-flops' power delay, power delay product, and average power at a 1V power supply voltage and look at them from every perspective.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 12
  • Issue: 1
  • PageNo: 2002-2008

An Energy Efficient Conditional Boosting Flip -Flop For High Performance Sense Amplification Applications

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry