Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{142349,
        author = {Supreetha M and Kiran Kumar V.G},
        title = {Modeling of FPGA and memory using AMBA AHB for DSP applications},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {2},
        number = {1},
        pages = {228-231},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=142349},
        abstract = {The recent trends in the advancement of SOC chips along with the reusable IPs has led to the high demand of SOC in the market because of less cost and reduction in the time to market period. This demand has given rise to an issue of interfacing these IPs. The interface between the IPs is very important for the proper communication. The on chip bus of the SOC is required to provide high bandwidth to allow multiple parallel operations. The AMBA AHB bus is widely used by most of the SOC designers because of its simplicity and its better architecture with low power. This project details the usage of AMBA AHB protocol for the transfer of image which can be used for the DSP applications},
        keywords = {Xilinx ISE, simulink, system generator, spartan 6},
        month = {},
        }