Copyright © 2025 Authors retain the copyright of this article. This article is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

@article{146739,
        author = {RAMAKRISHNAN.M and BOOBALAN.A},
        title = {REDUCTION OF POWER CONSUMPTION USING GROUP CLOCK GATED FLIPFLOP ARRAY},
        journal = {International Journal of Innovative Research in Technology},
        year = {},
        volume = {5},
        number = {1},
        pages = {697-702},
        issn = {2349-6002},
        url = {https://ijirt.org/article?manuscript=146739},
        abstract = {In real time processors, main part of power dissipation occurs due to dynamic power consumption. Clock gating is used to avoid unwanted switching activity but it causes area and power overheads due to extra logic gates. To avoid overheads, it needs a clock grouping technique to group a several FFs driving by a same clock signal but it will not give a complete solution. Clock gated multi bit flip flop will give efficient result in terms of area and power. In multi bit flip flop, clock generation logic for slave nodes will be same; hence it will reduce the number of logic gate required for flip flop. Clock grouping will be done based on the position of bits and each group has a single multi bit flip flop. A common data driven clock gating logic is added to each group to reduce the power consumption.},
        keywords = {Clock gating; Clock network; Multi-bit flip-flops; Power reduction (key words)},
        month = {},
        }