REVIEW OF 2X2 VEDIC MULTIPLIER USING VARIOUS FULL ADDERS

Q: How many days will it take for my paper to be published?

The review time for papers is not fixed. However, if the paper is accepted and the author completes the processing charges formalities, the paper will be published within a few working days.

Q: I would like to receive a hard copy of the journal materials. Are there any additional charges?

You can log in to the author portal and pay 500 INR to receive the hard copy materials.

Dr.V.Bindhu; V.Indhu

REVIEW OF 2X2 VEDIC MULTIPLIER USING VARIOUS FULL ADDERS

Authors: Dr.V.Bindhu, V.Indhu

Unique Paper ID: 160119
Volume: 9
Issue: 12
PageNo: 1200-1203

Keywords: Nikhilam Navatascaramam Dasatah Vedic Sutra Adders VLSI Design DSP.

Abstract:
The complexity of the chip is increasing as the advances in VLSI technology leads to accumulation of more and more devices on the single chip. Due to this high density of the chip, the power dissipation of the chip also gets increases demanding in the low power CMOS VLSI designs. Multiplication is one of the basic arithmetic operations in digital computer system and digital signal processor. In a typical scientific program 8.72% of all instructions are multiplies.

Download article

email to a friend

Cite This Article

ISSN: 2349-6002
Volume: 9
Issue: 12
PageNo: 1200-1203

REVIEW OF 2X2 VEDIC MULTIPLIER USING VARIOUS FULL ADDERS

Available:https://ijirt.org/article?manuscript=160119

Impact Factor
8.01 (Year 2024)

UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now