DESIGN OF ERROR TOLEARENT NETWORK ON CHIP BASED CDMA COMMUNICATION SYSTEM
Author(s):
U.PAVAN, S.SAIDARAO
ISSN:
2349-6002
Cite This Article:
DESIGN OF ERROR TOLEARENT NETWORK ON CHIP BASED CDMA COMMUNICATION SYSTEMInternational Journal of Innovative Research in Technology(www.ijirt.org) ,ISSN: 2349-6002 ,Volume 5 ,Issue 7 ,Page(s):57-60 ,December 2018 ,Available :IJIRT147321_PAPER.pdf
Keywords:
Abstract
CDMA is the method to multiplex multiple codes together to transfer information over chip between different devices on the facilitated environment. It is very famous due to its high trough put and efficiency. The communication over the chip is becoming a regular problem since on chip devices should be as small as possible and they should consume less energy but practical it is odorous task. In this project we are implementing CDMA approach to the system on chip. The proposed encoder and decoder will which are occupying less area than area and it are very high speed due to the simple architecture. We are using modified orthogonal set of the Walsh and SB schemes. The schemes are designed using Verilog HDL. The design description is synthesized in Xilinx ISE14.7In encoded with an orthogonal code the transmitter module, source data from different senders are freely of a standard start and these coded data are joined by a XOR task. By then, the aggregates of data can be transmitted to their objectives through the on chip correspondence base.
Article Details
Unique Paper ID: 147321

Publication Volume & Issue: Volume 5, Issue 7

Page(s): 57 - 60
Article Preview & Download




Go To Issue



Call For Paper

Volume 6 Issue 6

Last Date 25 November 2019


About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:8200 61 5067
Email: editor@ijirt.org
Website: ijirt.org

Policies