Design of Low Power 2-D Discrete Wavelet Transform using Hybrid Encoded Booth Multiplier
Discrete Wavelet Transform, Low power, VLSI Design, Booth Multiplier, Hybrid encoding.
The design of low power high performance 2-D Discrete Wavelet Transform (DWT) unit is presented in this paper. A low power multiplier with hybrid encoding scheme is proposed to reduce the power consumption compared with other common multipliers. Multiplication is the main arithmetic operation used in the lifting scheme of the DWT and the proposed method reduces the total power requirements. The lifting step and multiplier are designed and synthesized using XILINX SPARTRN 3E Field Programmable Gate Array (FPGA). The power consumption of the DWT with hybrid encoded Booth multiplier is compared with existing array and Booth multiplier. The simulation results show the total power dissipation of the DWT with hybrid multiplier saves 90% and 76% power compared with array and Booth multiplier.
Article Details
Unique Paper ID: 149279

Publication Volume & Issue: Volume 6, Issue 11

Page(s): 510 - 515
Article Preview & Download

Share This Article

Conference Alert


International conference on Management, Science, Technology, Engineering, Pharmact and Humanities.

Go To Issue

Call For Paper

Volume 7 Issue 9

Last Date 25 February 2020

About Us enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on

Social Media

Google Verified Reviews

Contact Details