Author Login IJIRT Partner Network (IPN) Login

Low Power Level Converting Flip-Flop design by using Conditional Discharge Technique

  • Unique Paper ID: 142611
  • Volume: 2
  • Issue: 4
  • PageNo: 101-105
  • Abstract:
  • Clustered Voltage Scaling (CVS) is an effective way to reduce power consumption in digital integrated circuits. Level-converting flip-flops are the critical elements in the CVS scheme. A single edge implicit pulse-triggered level-converting flip-flop with a conditional clock technique is used in the existing system. It increases the data switching activity due to longer delay. So the power consumption is more. In proposed method LCFF with conditional discharge technique is used. By using this technique the extra switching activity is eliminated by controlling the discharge path when the input is stable high and the total power consumption is reduced and suitable for low power application. The proposed system is scaling in terms of power and delay. The simulations are done by using Mentor graphics tool in 130nm technology.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 2
  • Issue: 4
  • PageNo: 101-105

Low Power Level Converting Flip-Flop design by using Conditional Discharge Technique

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry