Author Login IJIRT Partner Network (IPN) Login

DESIGN OF COMPARATOR USING DIFFERENT LOGIC STYLES OF FULL ADDER

  • Unique Paper ID: 142633
  • Volume: 2
  • Issue: 5
  • PageNo: 78-81
  • Abstract:
  • In this paper, a new design of comparator is described with the help of Full adders which are the integrated blocks of an ALU in this 21st century and ALU is a basic functional unit of the Microprocessor and Digital Signal Processing. In the world of technology, it has become very essential to develop new design methodologies to reduce the power consumption. In this paper,comparator is developed using various design styles of full adder. We have also calculated and compared the power consumption by different logic styles implemented.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 2
  • Issue: 5
  • PageNo: 78-81

DESIGN OF COMPARATOR USING DIFFERENT LOGIC STYLES OF FULL ADDER

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry