DESIGN OF COMPARATOR USING DIFFERENT LOGIC STYLES OF FULL ADDER
Author(s):
K Tharun Teja, C. Satya PratikshReddy, Chinthareddy Sri Sai Ravali
Keywords:
Full Adder, Comparator, Inverter, Half Adder, XOR, MUX.
Abstract
In this paper, a new design of comparator is described with the help of Full adders which are the integrated blocks of an ALU in this 21st century and ALU is a basic functional unit of the Microprocessor and Digital Signal Processing. In the world of technology, it has become very essential to develop new design methodologies to reduce the power consumption. In this paper,comparator is developed using various design styles of full adder. We have also calculated and compared the power consumption by different logic styles implemented.
Article Details
Unique Paper ID: 142633

Publication Volume & Issue: Volume 2, Issue 5

Page(s): 78 - 81
Article Preview & Download


Share This Article

Conference Alert

NCSST-2021

AICTE Sponsored National Conference on Smart Systems and Technologies

Last Date: 25th November 2021

SWEC- Management

LATEST INNOVATION’S AND FUTURE TRENDS IN MANAGEMENT

Last Date: 7th November 2021

Latest Publication

Go To Issue



Call For Paper

Volume 8 Issue 4

Last Date 25 September 2021

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews

Contact Details

Telephone:6351679790
Email: editor@ijirt.org
Website: ijirt.org

Policies