A Revision of On-Chip Interconnection Modeling for High Speed VLSI Systems
Author(s):
Bukya Balaji
Keywords:
IC design, RC/RLC Interconnection, VLSI Systems
Abstract
This paper presents closed–form expressions for RC and RLC interconnection trees in current mode signaling, which can be employed in VLSI design tool. These investigative model expressions can be used for precise calculation of delay after the design clock tree has been located out and the design is fully routed.Assessment of these analytical models is several orders of magnitude faster than simulation using SPICE.
Article Details
Unique Paper ID: 144532

Publication Volume & Issue: Volume 3, Issue 1

Page(s): 392 - 396
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews