Author Login IJIRT Partner Network (IPN) Login

Low Power Area Efficient Full Adder Cell New Approach Using GDI Technique

  • Unique Paper ID: 145207
  • Volume: 4
  • Issue: 7
  • PageNo: 722-725
  • Abstract:
  • An addition is a fundamental arithmetic operation which is used extensively in many very large-scale integration (VLSI) systems such as application-specific digital signal processing (DSP) and microprocessors. An adder determines the overall performance of the circuits in most of those systems. In this paper proposed a low power 1-bit full adder cell with less number of transistors. The power dissipation and area using the new design are analysed and compared with those of other designs using tanner tool. The results show that the proposed adder has both lower power consumption and less area.
Download article email to a friend

Cite This Article

  • ISSN: 2349-6002
  • Volume: 4
  • Issue: 7
  • PageNo: 722-725

Low Power Area Efficient Full Adder Cell New Approach Using GDI Technique

Related Articles

Impact Factor
8.01 (Year 2024)
UGC Approved
Journal no 47859

Join Our IPN

IJIRT Partner Network

Submit your research paper and those of your network (friends, colleagues, or peers) through your IPN account, and receive 800 INR for each paper that gets published.

Join Now

Latest Publication

Archive

View More

Recent Conferences

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024 Last Date: 15th March 2024

Submit inquiry