Parallel CMOS Implementation of NOR Logic in both Pull-Up and Pull-Down Networks
Noor Ul Abedin
CMOS, NOR, Pull-up, Pull-down, Parallel and DSCH software
Aware to that the implementation of CMOS logic based on NAND and NOR logic principles of pull-up and pull-down combination of transistors, this work shows how by using both the combinations of pull-up and pull-down transistors in parallel too we can realize a NOR logic. This is illustrated with the help of using DSCH software.
Article Details
Unique Paper ID: 145330

Publication Volume & Issue: Volume 4, Issue 9

Page(s): 187 - 190
Article Preview & Download

Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Latest Publication

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on

Social Media

Google Verified Reviews